











SN74LV08A

SCLS387M - SEPTEMBER 1997 - REVISED OCTOBER 2014

SN74LV08A Quadruple 2-Input Positive-AND Gates

Features

- 2-V to 5.5-V V_{CC} Operation
- Max t_{pd} of 7 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) $< 0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2.3 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Support Mixed-Mode Voltage Operation on All Ports
- I_{off} Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model
 - 200-V Machine Model
 - 1000-V Charged-Device Model

2 Applications

- Servers
- Telecom Infrastructure
- PCs and Notebooks
- TV Set-Top Boxes

3 Description

This quadruple 2-input positive-AND gate is designed for 2-V to 5.5-V V_{CC} operation. The SN74LV08A Boolean performs the function $Y = A \cdot B$ or $Y = \overline{A} + \overline{B}$ in positive logic.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
	TVSOP (14)	3.60 mm × 4.40 mm			
	SOIC (14)	8.65 mm x 3.91 mm			
SN74LV08A	VQFN (14)	3.50 mm× 3.50 mm			
	SSOP (14)	6.20 mm × 5.30 mm			
	TSSOP (14)	5.00 mm × 4.40 mm			

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1	8	Parameter Measurement Information	8
2	Applications 1	9	Detailed Description	9
3	Description 1		9.1 Overview	9
4	Simplified Schematic 1		9.2 Functional Block Diagram	9
5	Revision History2		9.3 Feature Description	9
6	Pin Configuration and Functions3		9.4 Device Functional Modes	9
7	Specifications4	10	Application and Implementation	10
•	7.1 Absolute Maximum Ratings		10.1 Application Information	10
	7.2 Handling Ratings		10.2 Typical Application	10
	7.3 Recommended Operating Conditions	11	Power Supply Recommendations	11
	7.4 Thermal Information	12	Layout	
	7.5 Electrical Characteristics 6		12.1 Layout Guidelines	
	7.6 Switching Characteristics, V _{CC} = 2.5 V ± 0.2 V 6		12.2 Layout Example	
	7.7 Switching Characteristics, $V_{CC} = 2.8 \text{ V} \pm 0.3 \text{ V} \dots 6$	13	Device and Documentation Support	
	7.8 Switching Characteristics, $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V} \dots 6$		13.1 Trademarks	
	7.9 Noise Characteristics		13.2 Electrostatic Discharge Caution	
	7.10 Operating Characteristics		13.3 Glossary	
	7.11 Typical Characteristics	14	Mechanical, Packaging, and Orderable Information	


5 Revision History

CI	hanges from Revision L (October 2010) to Revision M	Page
•	Updated document to new TI data sheet format	·
•	Deleted Ordering Information table.	······································
•	Deleted SN54LV08A device from data sheet	······································
•	Added Applications	······································
•	Added Pin Functions table	
•	Added Handling Ratings table	4
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table	
•	Added Thermal Information table.	!
•	Added Typical Characteristics	
•	Added Detailed Description section	
•	Added Application and Implementation section	10
	Added Power Supply Recommendations and Layout sections	




6 Pin Configuration and Functions

SN74LV08A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)



SN74LV08A . . . RGY PACKAGE (TOP VIEW)



Pin Functions

	PIN		
	SN74LV08A	1/0	DESCRIPTION
NAME	D, DB, DGV, NS, PW, RGY		
1A	1	I	1A Input
1B	2	1	1B Input
1Y	3	0	1Y Output
2A	4	I	2A Input
2B	5	1	2B Input
2Y	6	0	2Y Output
3Y	8	0	3Y Output
ЗА	9	1	3A Input
3B	10	1	3B Input
4Y	11	0	4Y Output
4A	12	1	4A Input
4B	13	1	4B Input
GND	7	_	Ground Pin
V _{CC}	14	_	Power Pin

Copyright © 1997–2014, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN N	IAX	UNIT	
V_{CC}	Supply voltage range		-0.5	7	V	
VI	Input voltage range ⁽²⁾		-0.5	7	V	
Vo	Voltage range applied to any output	oltage range applied to any output in the high-impedance or power-off state (2)				
Vo	Output voltage range ⁽²⁾⁽³⁾	-0.5 V _{CC} +	0.5	V		
I _{IK}	Input clamp current	V _I < 0		-20	mA	
I _{OK}	Output clamp current	V _O < 0		-50	mA	
Io	Continuous output current	V _O = 0 to V _{CC}	:	±25	mA	
	Continuous current through V _{CC} or C	Continuous current through V _{CC} or GND				

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	e	-65	150	°C
V _(ESD)	Floatrootatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	\/
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ This value is limited to 5.5 V maximum.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			SN74LV	08A			
			MIN	MAX	UNIT		
V _{CC}	Supply voltage		2	5.5	V		
		V _{CC} = 2 V	1.5				
. ,		V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7		.,		
V_{IH}	High-level input voltage	V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7		V		
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7				
		V _{CC} = 2 V		0.5			
. ,		V _{CC} = 2.3 V to 2.7 V		$V_{CC} \times 0.3$.,		
V_{IL}	Low-level input voltage	V _{CC} = 3 V to 3.6 V		$V_{CC} \times 0.3$	V		
		V _{CC} = 4.5 V to 5.5 V		V _{CC} × 0.3 5			
VI	Input voltage		0	5.5	V		
Vo	Output voltage		0	V _{CC}	V		
0		$V_{CC} = 2 V$		-50	μΑ		
	Lligh lovel output ourrest	V_{CC} = 2.3 V to 2.7 V		-2			
l _{OH}	rign-level output current	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		-6	mA		
	High-level output current	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-12			
		V _{CC} = 2 V		50	μΑ		
	Lavelaval autout aumant	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		2			
l _{OL}	Low-level output current	V _{CC} = 3 V to 3.6 V		6	mA		
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		12			
		V _{CC} = 2.3 V to 2.7 V		200			
Δt/Δv	Input transition rise and fall rate	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$		100	ns/V		
		V _{CC} = 4.5 V to 5.5 V		20			
T _A	Operating free-air temperature		-40	125	°C		

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

7.4 Thermal Information

					SN74LV08A				
	THERMAL METRIC(1)	D	DB	DGV	N	NS	PW	RGY	UNIT
		14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	90.6	107.1	129.0	57.4	90.7	122.6	57.5	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	50.9	59.6	52.1	44.9	48.3	51.4	70.8	
$R_{\theta JB}$	Junction-to-board thermal resistance	44.8	54.4	62.0	37.2	49.4	64.4	33.6	2000
ΨЈТ	Junction-to-top characterization parameter	14.7	20.5	6.5	30.1	14.6	6.7	3.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	44.5	53.8	61.3	37.1	49.1	63.8	33.7	1
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	-	_	-	-	-	_	13.9	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

Product Folder Links: SN74LV08A



7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	SN74LV08A V _{CC} = 40°C to 85°C			SN74LV08A -40°C to 125°C			
			MIN	TYP MAX	MIN	TYP MAX			
	$I_{OH} = -50 \mu A$	2 V to 5.5 V	$V_{CC} - 0.1$		$V_{CC} - 0.1$				
V	$I_{OH} = -2 \text{ mA}$	2.3 V	2		2		V		
V _{OH}	$I_{OH} = -6 \text{ mA}$	3 V	2.48		2.48		V		
	I _{OH} = -12 mA	4.5 V	3.8		3.8				
	I _{OL} = 50 μA	2 V to 5.5 V		0.1		0.1			
V	I _{OL} = 2 mA	2.3 V		0.4		0.4	V		
V _{OL}	I _{OL} = 6 mA	3 V		0.44		0.44	V		
	I _{OL} = 12 mA	4.5 V		0.55		0.55			
I _I	V _I = 5.5 V or GND	0 to 5.5 V		±1		±1	μA		
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V		20		20	μA		
I _{off}	V_I or $V_O = 0$ to 5.5 V	0		5		5	μA		
	V – V or CND	3.3 V		3.3		3.3	nE.		
C _i	$V_I = V_{CC}$ or GND	5 V	·	3.3	·	3.3	pF		

7.6 Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	T,	_A = 25°C		SN74L	V08A	SN74L -40°C to		UNIT
			(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	t _{pd}	A or B	V	C _L = 15 pF		7.9 ⁽¹⁾	13.8 ⁽¹⁾	1	16	1	17	
			Ť	C _L = 50 pF		10.5	17.3	1	20	1	21	ns

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.7 Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD	Т	T _A = 25°C		T _A = 25°C		SN74L	/08A	SN74L\ -40°C to		UNIT
				CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX			
		A or B		C _L = 15 pF		5.6 ⁽¹⁾	8.8(1)	1	10.5	1	11.5			
	T _{pd}		Y .	C _L = 50 pF		7.5	12.3	1	14	1	15	ns		

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.8 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	TO (OUTPUT)	-		T _A = 25°C			V08A	SN74LV08A -40°C to 125°C		UNIT
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
	A or D	V	C _L = 15 pF		4.1 ⁽¹⁾	5.9 ⁽¹⁾	1	7	1	8	20
^L pd	t _{pd} A or B	r	C _L = 50 pF		5.5	7.9	1	9	1	10	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.



7.9 Noise Characteristics(1)

 $V_{CC} = 3.3 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

	PARAMETER	SN			
	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.2	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.1	-0.8	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		3.1		V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V


⁽¹⁾ Characteristics are for surface-mount packages only.


7.10 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST C	CONDITIONS	V _{cc}	TYP	UNIT
C _{pd}	Dower dissinction conscitones	C _L = 50 pF,	f 40 MH=	3.3 V	8	~F
	Power dissipation capacitance		f = 10 MHz	5 V	10	pF


7.11 Typical Characteristics







8 Parameter Measurement Information



- C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms



9 Detailed Description

9.1 Overview

This quadruple 2-input positive-AND gate is designed for 2-V to 5.5-V V_{CC} operation. The SN74LA08A device performs the Boolean function $Y = A \cdot B$ or $Y = \overline{A} + \overline{B}$ in positive logic.

This device is fully specified for partial-power-down application using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

9.2 Functional Block Diagram



Figure 4. Logic Diagram, Each Gate (Positive Logic)

9.3 Feature Description

- · Wide operating voltage range
 - Operates From 2 V to 5.5 V
- Allows down voltage translation
 - Inputs accept voltages to 5.5 V
- I_{off} feature
 - Allows voltages on the input or output when V_{CC} is 0 V

9.4 Device Functional Modes

Table 1. Function Table (Each Gate)

INP	OUTPUT	
Α	В	Υ
Н	Н	Н
L	Χ	L
X	L	L

Copyright © 1997–2014, Texas Instruments Incorporated



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LV08A is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The inputs can accept voltages up to 5.5 V at any valid V_{CC} , thus making it ideal for down translation.

10.2 Typical Application




Figure 5. Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.


10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For specified high and low levels, see V_{IH} and V_{IL} in Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend Output Conditions:
 - Load currents should not exceed 25 mA per output and 50 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1 μ F capacitor is recommended. If there are multiple V_{CC} terminals then 0.01 μ F or 0.022 μ F capacitors are recommended for each power terminal. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1 μ F and 1.0 μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for the best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the outputs section of the part when asserted. This will not disable the input section of the I/Os so they also cannot float when disabled.

12.2 Layout Example




Figure 7. Layout Diagram

Copyright © 1997–2014, Texas Instruments Incorporated



13 Device and Documentation Support

13.1 Trademarks

All trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 1-May-2025

PACKAGING INFORMATION

Orderable	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
part number	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
SN74LV08AD	Obsolete	Production	SOIC (D) 14	-	_	Call TI	Call TI	-40 to 125	LV08A
SN74LV08ADBR	Active	Production	SSOP (DB) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV08A
SN74LV08ADGVR	Active	Production	TVSOP (DGV) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV08A
SN74LV08ADR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU SN NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV08A
SN74LV08ANSR	Active	Production	SOP (NS) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV08A
SN74LV08APW	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-40 to 125	LV08A
SN74LV08APWR	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	LV08A
SN74LV08APWRG3	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	LV08A
SN74LV08APWRG4	Active	Production	TSSOP (PW) 14	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV08A
SN74LV08APWT	Obsolete	Production	TSSOP (PW) 14	-	-	Call TI	Call TI	-40 to 125	LV08A
SN74LV08ARGYR	Active	Production	VQFN (RGY) 14	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	LV08A

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 1-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV08A:

Automotive: SN74LV08A-Q1

● Enhanced Product : SN74LV08A-EP

NOTE: Qualified Version Definitions:


- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 16-May-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV08ADBR	SSOP	DB	14	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV08ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV08ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV08ANSR	SOP	NS	14	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74LV08APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV08APWRG3	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV08APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV08APWRG4	TSSOP	PW	14	2000	330.0	12.4	6.9	5.3	1.6	8.0	12.0	Q1
SN74LV08ARGYR	VQFN	RGY	14	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q1



www.ti.com 16-May-2025




*All dimensions are nominal

7 til dillicilololio die fiorilliai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV08ADBR	SSOP	DB	14	2000	356.0	356.0	35.0
SN74LV08ADGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LV08ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV08ANSR	SOP	NS	14	2000	356.0	356.0	35.0
SN74LV08APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV08APWRG3	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74LV08APWRG4	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV08APWRG4	TSSOP	PW	14	2000	367.0	367.0	35.0
SN74LV08ARGYR	VQFN	RGY	14	3000	356.0	356.0	35.0

3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194






NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.






NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated