

AOTF409

P-Channel Enhancement Mode Field Effect Transistor

General Description


The AOTF409/L uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and low gate resistance. With the excellent thermal resistance of the TO220FL package, this device is well suited for high current load applications. AOTF409 and AOTF409L are electrically identical.

- RoHS Compliant
- AOTF409L Halogen Free

Features

V_{DS} (V) = -60V
 I_D = -24A (V_{GS} = -10V)
 $R_{DS(ON)}$ < 40m Ω (V_{GS} = -10V)
 $R_{DS(ON)}$ < 54m Ω (V_{GS} = -4.5V)

100% UIS Tested!



Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	V_{DS}	-60	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ^G	$T_C=25^\circ\text{C}$	-24	A
	$T_C=100^\circ\text{C}$	-17	
Pulsed Drain Current ^C	I_{DM}	-60	A
Continuous Drain Current	$T_A=25^\circ\text{C}$	-5.4	A
	$T_A=70^\circ\text{C}$	-4.3	
Avalanche Current ^C	I_{AR}	-37	A
Repetitive avalanche energy $L=0.1\text{mH}^C$	E_{AR}	68	mJ
Power Dissipation ^B	$T_C=25^\circ\text{C}$	43	W
	$T_C=100^\circ\text{C}$	21	
Power Dissipation ^A	$T_A=25^\circ\text{C}$	2.16	W
	$T_A=70^\circ\text{C}$	1.38	
Junction and Storage Temperature Range	T_J, T_{STG}	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^A	$R_{\theta JA}$	10	12	$^\circ\text{C/W}$
Maximum Junction-to-Ambient ^{A,D}		Steady-State	48.5	58
Maximum Junction-to-Case	$R_{\theta JC}$	2.9	3.5	$^\circ\text{C/W}$

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
STATIC PARAMETERS						
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =-250μA, V _{GS} =0V	-60			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-60V, V _{GS} =0V T _J =55°C			-1 -5	μA
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V			±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} I _D =-250μA	-1.2	-2.1	-2.4	V
I _{D(ON)}	On state drain current	V _{GS} =-10V, V _{DS} =-5V	-60			A
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} =-10V, I _D =-20A T _J =125°C		33	40	mΩ
		V _{GS} =-4.5V, I _D =-20A		52.4	63	
				43	54	mΩ
g _{FS}	Forward Transconductance	V _{DS} =-5V, I _D =-20A		33		S
V _{SD}	Diode Forward Voltage	I _S =-1A, V _{GS} =0V		-0.73	-1	V
I _S	Maximum Body-Diode Continuous Current				-30	A
DYNAMIC PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-30V, f=1MHz	1969	2461	2953	pF
C _{oss}	Output Capacitance		125	178	231	pF
C _{rss}	Reverse Transfer Capacitance		72	120	168	pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	1	2	4.0	Ω
SWITCHING PARAMETERS						
Q _g (10V)	Total Gate Charge (10V)	V _{GS} =-10V, V _{DS} =-30V, I _D =-20A	34	43	52	nC
Q _g (4.5V)	Total Gate Charge (4.5V)		16	19.7	24	nC
Q _{gs}	Gate Source Charge		8	10.2	12	nC
Q _{gd}	Gate Drain Charge		5	8.9	12.5	nC
t _{D(on)}	Turn-On Delay Time	V _{GS} =-10V, V _{DS} =-30V, R _L =1.5Ω, R _{GEN} =3Ω		12		ns
t _r	Turn-On Rise Time			14.5		ns
t _{D(off)}	Turn-Off Delay Time			38		ns
t _f	Turn-Off Fall Time			15		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =-20A, di/dt=500A/μs	18	25.68	33	ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =-20A, di/dt=500A/μs	117	167.12	217	nC

A: The value of R_{θJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The Power dissipation P_{DSM} is based on R_{θJA} and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

B: The power dissipation P_D is based on T_{J(MAX)}=175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C: Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=175°C. Ratings are based on low frequency and duty cycles to keep initial T_J=25°C.

D: The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E: The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.







F: These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T_{J(MAX)}=175°C. The SOA curve provides a single pulse rating.

G: The maximum current rating is limited by bond-wires.

H: These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C.

Rev 0 : Aug-08

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

Fig 1: On-Region Characteristics (Note E)

Figure 2: Transfer Characteristics (Note E)

Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)

Figure 4: On-Resistance vs. Junction Temperature (Note E)

Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)

Figure 6: Body-Diode Characteristics (Note E)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability (Note C)




Figure 13: Power De-rating (Note F)




Figure 14: Current De-rating (Note F)




Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)








Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)



Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms

