











LP358, LP2904

SLOS475A - AUGUST 2005-REVISED MAY 2017

Ultra-Low Power Dual Operational Amplifiers

Features

Low Supply Current: 54 µA (Typical) Low Offset Voltage: 2 mV (Typical) Low Input Bias Current: 2 nA (Typical)


Input Common-Mode to GND

Wide Supply Voltage: 3 V < V_{CC} < 32 V Pin Compatible With LM358 and LM2904

Applications

- LCD Displays
- Portable Instrumentation
- Sensor and Metering Equipment
- Consumer Electronics (MP3 Players, Toys)
- **Power Supplies**

Symbol (Each Amplifier)



3 Description

The LP358 and LP2904 devices are dual low-power operational amplifiers especially suited for batteryoperated applications. Good input specifications and wide supply-voltage range still are achieved despite the ultra-low supply current. Single-supply operation is achieved with an input common-mode range that includes GND.

The LP358 and LP2904 devices are ideal in applications where wide supply voltages and low power are more important than speed and bandwidth. These applications include portable instrumentation, LCD displays, consumer electronics (MP3 players, toys, and so forth), and power supplies.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
LP2904	COIC (8)	4.00 2.04	
LP358	SOIC (8)	4.90 × 3.91	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Schematic (Each Amplifier)






Table of Contents


1	Features 1	8.3 Feature Description
2	Applications 1	8.4 Device Functional Modes 8
3	Description 1	9 Application and Implementation 9
4	Revision History2	9.1 Application Information9
5	Pin Configuration and Functions	9.2 Typical Application9
6	Specifications4	10 Power Supply Recommendations 11
•	6.1 Absolute Maximum Ratings	11 Layout 12
	6.2 ESD Ratings	11.1 Layout Guidelines 12
	6.3 Recommended Operating Conditions4	11.2 Layout Example 12
	6.4 Thermal Information	12 Device and Documentation Support 13
	6.5 Electrical Characteristics: LP358	12.1 Related Links 13
	6.6 Electrical Characteristics: LP2904	12.2 Receiving Notification of Documentation Updates 13
	6.7 Operating Characteristics	12.3 Community Resources
7	Typical Characteristics7	12.4 Trademarks13
8	Detailed Description 8	12.5 Electrostatic Discharge Caution
•	8.1 Overview 8	12.6 Glossary
	8.2 Functional Block Diagram	13 Mechanical, Packaging, and Orderable Information14

4 Revision History

CI	hanges from Original (August 2005) to Revision A	Page
•	Added table of contents and Revision History section	1
•	Deleted Ordering Information table	1
•	Changed low supply current in <i>Features</i> list from 85 μA to 54 μA	1
•	Added Device Information table and table note	1
•	pinout image and pinout information in Pin Configuration and Functions section	3
•	Deleted θ _{JA} values and table notes from <i>Absolute Maximum Ratings</i> table and added information to <i>Thermal Information</i> table	
•	Added Recommended Operating Conditions table	4
•	Added Thermal Information table	
•	Reformatted Electrical Characteristics table	
•	Changed typical supply current value (T _A = 25°C) from 85 μA to 54 μA in <i>Electrical Characteristics: LP358</i> table	[
•	Changed maximum supply current value ($T_A = 25$ °C) from 150 μ A to 75 μ A in <i>Electrical Characteristics: LP358</i> table	e §
•	Added table note to I _{OS, VCC} parameter in <i>Electrical Characteristics: LP358</i> table	[
•	Changed typical supply current value (T _A = 25°C) from 85 μA to 54 μA in <i>Electrical Characteristics: LP2904</i> table	
•	Changed maximum supply current value (T _A = 25°C) from 150 µA to 75 µA in <i>Electrical Characteristics: LP2904</i> tab	le 6
•	Added table note to I _{OS, VCC} parameter in <i>Electrical Characteristics: LP2904</i> table	(
•	Added Typical Characteristics graphs	
•	Added Detailed Description section	8
•	Added Application and Implementation section	9
•	Deleted "of the same magnitude" text from Typical Application section	9
•	Added Power Supply Recommendations section	11
•	Added Layout section	12
•	Added Device and Documentation Support and Mechanical, Packaging, and Orderable Information sections	13
•	Added Related Links table	13



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DECODIDATION	
NAME	NO.	1/0	DESCRIPTION	
GND	4	_	Ground or negative power supply	
1IN+	3	1	Channel 1 noninverting input	
1IN-	2	1	Channel 1 inverting input	
10UT	1	0	Channel 1 output	
2IN+	5	1	Channel 2 noninverting input	
2IN-	6	1	Channel 2 inverting input	
2OUT	7	0	Channel 2 output	
V _{CC}	8	_	Positive power supply	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage range (2)		±16 or 32	V
V _{ID}	Differential input voltage (3)		±32	V
VI	Input voltage (either input)	-0.3	32	V
	Duration of output short circuit (one amplifier) to ground at (or below) $T_A = 25^{\circ}C$, $V_{CC} \le 15$ $V^{(4)}$		Unlimited	
Operating virtual temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values (except differential voltages and V_{CC} specified for the measurement of I_{OS}) are with respect to the network GND.
- (3) Differential voltages are at IN+, with respect to IN-.
- (4) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. Pins listed as ±XXX V may actually have higher performance.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage	3	32	V	
V_{CM}	Common-mode voltage		0	V _{CC} – 1.5 V	V
T _A	Operating free air temperature	LP358	0	70	ĵ
	Operating free-air temperature	LP2904	-40	85	10

6.4 Thermal Information

		LP358	LP2904	
THERMAL METRIC ⁽¹⁾		D, DGK (SOIC)	D, DGK (SOIC)	UNIT
		8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2) (3)	118.8	118.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	71.7	71.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	68.6	68.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	23.3	23.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	67.7	67.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

Submit Documentation Feedback

Copyright © 2005–2017, Texas Instruments Incorporated

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Pins listed as ±YYY V may actually have higher performance.

⁽²⁾ Maximum power dissipation is a function of $T_{J(max)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_{J(max)} - T_A) / \theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.



6.5 Electrical Characteristics: LP358

 $T_A = 25$ °C, $V_{CC} = 5$ V, $V_{IC} = V_{CC} / 2$, $R_L = 100$ k Ω to GND (unless otherwise noted)

	PARAMETER	TEST CONDIT	TIONS (1) (2)	MIN	TYP (3)	MAX	UNIT	
.,	least effect will an	T _A = 25°C			2	4	>/	
V_{IO}	Input offset voltage	T _A = Full range				9	mV	
		T _A = 25°C			2	10		
I _{IB}	Input bias current	T _A = Full range	4 = Full range			20	nA	
	lead offert someon	T _A = 25°C			0.2	2	- Λ	
I _{IO}	Input offset current	T _A = Full range				4	nA	
^	Large eignel voltege gein	$R_L = 10 \text{ k}\Omega \text{ to GND},$	T _A = 25°C	50	100		V/mV	
A_V	Large-signal voltage gain	V _{CC} = 30 V	T _A = Full range	40			V/mv	
CMRR	Common mode rejection ratio	V _{CC} = 30 V,	T _A = 25°C	80	90		dB	
CIVIRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ V to } V_{CC} - 1.5 \text{ V}$	T _A = Full range	75			dB	
le.	Dower cumply rejection ratio	V 5 V to 20 V	T _A = 25°C	80	90	V	\/	
k _{VSR}	Power-supply rejection ratio	$V_{CC} = 5 \text{ V to } 30 \text{ V}$	T _A = Full range	75			V	
	Cumply ourrant	D	T _A = 25°C		54	75	75 125 μΑ	
I _{CC}	C Supply current	R _L = ∞	T _A = Full range			125		
V	Output valtage ewing (high)	$I_L = 0.35$ mA to GND $V_{IC} = 0$ V	$T_A = 25^{\circ}C$	3.4	3.6		V	
V _{OH}	Output voltage swing (high)		T _A = Full range	V _{CC} – 1.9			V	
\/	Output voltage swing (low)	$I_L = 0.35 \text{ mA from } V_{CC}$	$T_A = 25^{\circ}C$	0.82	0.7		V	
V _{OL}	Output voltage swing (low)	$V_{IC} = 0 V$	T _A = Full range	1			V	
I.	Output source current	V _O = 3 V, V _{ID} = 1 V	$T_A = 25^{\circ}C$	7	10		mA	
lo	Output source current	$v_0 = 3 \text{ V}, \text{ V}_{\text{ID}} = 1 \text{ V}$	T _A = Full range	4			IIIA	
		$V_0 = 1.5 \text{ V}, V_{1D} = -1 \text{ V}$	$T_A = 25^{\circ}C$	4	5			
ı	Output sink current	v _O = 1.5 v, v _{ID} = -1 v	T _A = Full range	3			mA	
I _O	Output Sirik Current	$V_{O} = 1.5 \text{ V}, V_{ID} = -1 \text{ V},$	$T_A = 25^{\circ}C$	2	4		IIIA	
		$V_{IC} = 0 V$	T _A = Full range	1				
	Output short to CND	V _{ID} = 1 V	$T_A = 25^{\circ}C$		20	35	mA	
I _{OS,GND}	Output short to GND	VID = I V	T _A = Full range			40	IIIA	
1	Output short to V _{CC} ⁽⁴⁾	$V_{ID} = -1 \text{ V}$	$T_A = 25^{\circ}C$		15	30	30 mA	
I _{OS,VCC}	Outhor short to ACC	v _{ID} = -1 v	T _A = Full range			45	IIIA	
αV_{IO}	Input offset voltage drift		T _A = 25°C		10		μV/°C	
αl _{IO}	Input offset current drift		T _A = 25°C		10		pA/°C	

 ⁽¹⁾ For full-range temperature limits: V_{CC} = 3 V to 32 V, V_{ICR} = 0 V to V_{CC} - 1.5 V (unless otherwise noted)
 (2) Full range is 0°C to 70°C for LP358.
 (3) All typical values are at T_A = 25°C.
 (4) Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.



6.6 Electrical Characteristics: LP2904

 $T_A = 25$ °C, $V_{CC} = 5$ V, $V_{IC} = V_{CC} / 2$, $R_L = 100$ k Ω to GND (unless otherwise noted)

	PARAMETER	TEST CONDIT	TIONS (1) (2)	MIN	TYP (3)	MAX	UNIT	
.,	least effect will an	T _A = 25°C			2	4	>/	
V_{IO}	Input offset voltage	T _A = Full range				10	mV	
		T _A = 25°C			2	20		
I _{IB}	Input bias current	T _A = Full range	\ = Full range			40	nA	
	lead offert comment	T _A = 25°C			0.5	4	^	
I _{IO}	Input offset current	T _A = Full range				8	nA	
^	Large eignel veltage gein	$R_L = 10 \text{ k}\Omega \text{ to GND},$	T _A = 25°C	40	70		V/mV	
A_V	Large-signal voltage gain	$V_{CC} = 30 \text{ V}$	T _A = Full range	30			V/IIIV	
CMRR	Common mode rejection ratio	V _{CC} = 30 V,	T _A = 25°C	80	90		dB	
CIVIRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ V to } V_{CC} - 1.5 \text{ V}$	T _A = Full range	75			dB	
le.	Dower cumply rejection ratio	V = 5 V to 20 V	T _A = 25°C	80	90		٧	
k _{VSR}	Power-supply rejection ratio	$V_{CC} = 5 \text{ V to } 30 \text{ V}$	T _A = Full range	75				
	Cumply augrent	D	T _A = 25°C		54	75	75 138 μΑ	
I _{CC}	Supply current	R _L = ∞	T _A = Full range			138		
V	Output voltage eving (high)	$I_L = 0.35$ mA to GND, $V_{IC} = 0$ V	$T_A = 25^{\circ}C$	3.4	3.6		V	
V _{OH}	Output voltage swing (high)		T _A = Full range	V _{CC} – 1.9			V	
V	Output voltage ewing (low)	$I_L = 0.35 \text{ mA from } V_{CC}$	T _A = 25°C	0.82	0.7		V	
V_{OL}	Output voltage swing (low)	$V_{IC} = 0 V$	T _A = Full range	1			V	
	Output course current	V 2V V 4V	$T_A = 25^{\circ}C$	7	10		A	
l _o	Output source current	$V_0 = 3 \text{ V}, V_{ID} = 1 \text{ V}$	T _A = Full range	4			mA	
		$V_0 = 1.5 \text{ V}, V_{1D} = -1 \text{ V}$	$T_A = 25^{\circ}C$	4	5			
	Output sink current	$v_0 = 1.5 \text{ v}, v_{1D} = -1 \text{ v}$	T _A = Full range	3			mA	
I _O	Output Sink Current	$V_{O} = 1.5 \text{ V}, V_{ID} = -1 \text{ V},$	$T_A = 25^{\circ}C$	2	4		IIIA	
		$V_{IC} = 0 V$	T _A = Full range	1				
	Output about to CND	V _{ID} = 1 V	$T_A = 25^{\circ}C$		20	35	A	
I _{OS,GND}	Output short to GND	VID = I V	T _A = Full range			40	mA	
	Output short to V _{CC} ⁽⁴⁾	V _{ID} = -1 V	T _A = 25°C		15	30	mΛ	
I _{OS,VCC}	Outhor short to ACC (v _{ID} = -1 v	T _A = Full range			45	mA	
αV_{IO}	Input offset voltage drift		T _A = 25°C		10		μV/°C	
αl _{IO}	Input offset current drift		T _A = 25°C		10		pA/°C	

⁽¹⁾ For full-range temperature limits: $V_{CC} = 3$ V to 32 V, $V_{ICR} = 0$ V to $V_{CC} - 1.5$ V (unless otherwise noted) (2) Full range is -40°C to +85°C for LP2904.

6.7 Operating Characteristics

over operating free-air temperature range (unless otherwise noted)


		MIN	NOM	MAX	UNIT
GBW	Gain bandwidth product		100		kHz
SR	Slew rate		50		V/ms

All typical values are at $T_A = 25^{\circ}C$. Short circuits from outputs to V_{CC} can cause excessive heating and eventual destruction.



7 Typical Characteristics

See Recommended Operating Conditions for device temperature limits.






8 Detailed Description

8.1 Overview

The LP358 and LP2904 devices consist of two independent, low-power, unity-gain, stable operational amplifiers designed to operate from a single supply over a wide range of voltages. Operation from split supplies also is possible. The input voltage range includes ground and extends up to V_{CC} – 1.5 V. The output cannot drive to either rail, however, loads terminated to ground can support V_{OL} as low as ground. Loads to V_{CC} can support V_{OH} as high as V_{CC} .

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Power Efficient Output Stage

Darlington source driver and emitter follower sink driver will pass bias current through the load to keep device quiescent current independent of load current.

8.3.2 Input Common-Mode Range

The valid common-mode range is from device ground to $V_{CC}-1.5~V$. Inputs may exceed V_{CC} up to the maximum V_{CC} without device damage. At least one input must be in the valid input common-mode range for output to be correct phase. If both inputs exceed valid range then output phase is undefined. If either input is less than -0.3~V then input current must be limited to 1 mA and output phase is undefined.

8.4 Device Functional Modes

These devices are powered on when the supply is connected. This device can be operated as a single-supply operational amplifier or dual-supply amplifier depending on the application.

Submit Documentation Feedback

Copyright © 2005–2017, Texas Instruments Incorporated



9 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The LP358 and LP2904 operational amplifiers are useful in a wide range of signal conditioning applications due to the wide V_{CC} range. Inputs can be powered before V_{CC} for flexibility in multiple supply circuits.

9.2 Typical Application

A typical application for an operational amplifier in an inverting amplifier. This amplifier takes a positive voltage on the input, and makes the voltage a negative voltage. In the same manner, the amplifier also makes negative voltages positive.



Copyright © 2016, Texas Instruments Incorporated

Figure 4. Application Schematic

9.2.1 Design Requirements

The supply voltage must be selected such that it is larger than the input voltage range and output range. For instance, this application scales a signal of ±0.5 V to ±1.8 V. Setting the supply at ±12 V is sufficient to accommodate this application

9.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using Equation 1 and Equation 2.

$$A_{V} = \frac{VOUT}{VIN}$$

$$A_{V} = \frac{1.8}{-0.5} = -3.6$$
(2)

Once the desired gain is determined, select a value for RI or RF. Selecting a value in the $k\Omega$ range is desirable because the amplifier circuit uses currents in the milliamp range. This ensures the part does not draw too much current. This example uses 10 $k\Omega$ for RI, so 36 $k\Omega$ is used for RF; this is determined by Equation 3.

$$A_{V} = -\frac{RF}{RI}$$
 (3)



Typical Application (continued)

9.2.3 Application Curves




Figure 5. Input and Output Voltages of the Inverting Amplifier



10 Power Supply Recommendations

CAUTION

Supply voltages larger than 32 V can permanently damage the device (see *Absolute Maximum Ratings*).

Place $0.1-\mu F$ bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, see *Layout*.



11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole, as well as the
 operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low impedance
 power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds, paying attention to the flow of the ground current. For more detailed information, refer to
 Circuit Board Layout Techniques, (SLOA089).
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular as
 opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in *Layout Example*.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

11.2 Layout Example




Figure 6. Operational Amplifier Schematic for Noninverting Configuration




Figure 7. Operational Amplifier Board Layout for Noninverting Configuration

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
LP358	Click here	Click here	Click here	Click here	Click here
LP2904	Click here	Click here	Click here	Click here	Click here

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback

www.ti.com 2-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
LP2904D	Obsolete	Production	SOIC (D) 8	-	=	Call TI	Call TI	-40 to 85	LP2904
LP2904DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LP2904
LP358D	Obsolete	Production	SOIC (D) 8	-	-	Call TI	Call TI	0 to 70	LP358
LP358DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	LP358

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LP2904DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LP358DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LP2904DR	SOIC	D	8	2500	353.0	353.0	32.0
LP358DR	SOIC	D	8	2500	353.0	353.0	32.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated