www.ti.com

LM4950 Boomer [™] Audio Power Amplifier Series 7.5W Mono-BTL or 3.1W Stereo Audio Power Amplifier

Check for Samples: LM4950

FEATURES

- Pop & Click Circuitry Eliminates Noise During Turn-On and Turn-Off Transitions
- Low Current, Active-Low Shutdown Mode
- Low Quiescent Current
- Stereo 3.1W Output, $R_L = 4\Omega$
- Mono 7.5W BTL Output, $R_L = 8\Omega$
- Short Circuit Protection
- Unity-Gain Stable
- External Gain Configuration Capability

KEY SPECIFICATIONS

- Quiescent Power Supply Current 16mA (typ)
- P_{OUT} (SE)
 - V_{DD} = 12V, R_L = 4Ω, 1% THD+N: 3.1W (typ)
- P_{OUT} (BTL)
 - V_{DD} = 12V, R_L = 8Ω, 10% THD+N: 7.5W (typ)
- Shutdown Current 40µA (typ)

APPLICATIONS

- Flat Panel Monitors
- Flat Panel TVs
- Computer Sound Cards

DESCRIPTION

The LM4950 is a dual audio power amplifier primarily designed for demanding applications in flat panel monitors and TV's. It is capable of delivering 3.1 watts per channel to a 4Ω single-ended load with less than 1% THD+N or 7.5 watts mono BTL to an 8Ω load, with less than 10% THD+N from a $12V_{DC}$ power supply.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. The LM4950 does not require bootstrap capacitors or snubber circuits. Therefore, it is ideally suited for display applications requiring high power and minimal size.

The LM4950 features a low-power consumption active-low shutdown mode. Additionally, the LM4950 features an internal thermal shutdown protection mechanism along with short circuit protection.

The LM4950 contains advanced pop & click circuitry that eliminates noises which would otherwise occur during turn-on and turn-off transitions.

The LM4950 is a unity-gain stable and can be configured by external gain-setting resistors.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

is a trademark of ~ Texas Instruments Incorporated.

All other trademarks are the property of their respective owners.



TYPICAL APPLICATION





Figure 1. Typical Bridge-Tied-Load (BTL) Audio Amplifier Application Circuit



Connection Diagrams








Figure 3. Plastic Package, TO-220 Top View See Package Number NEC0009A



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)(3)

Supply Voltage (pin 6, referenced to GND), pins 4 and 5)	18.0V
Storage Temperature		−65°C to +150°C
Innut Voltage	pins 3 and 7	-0.3V to V _{DD} + 0.3V
Input Voltage	pins 1, 2, 8, and 9	-0.3V to 9.5V
Power Dissipation (4)		Internally limited
ESD Susceptibility	Human Body Model (5)	2000V
ESD Susceptibility	Machine Model (6)	200V
Junction Temperature		150°C
	θ _{JC} (KTW)	4°C/W
Thermal Resistance	θ _{JA} (KTW) ⁽⁴⁾	20°C/W
Thermal Resistance	θ_{JC} (NEC)	4°C/W
	θ _{JA} (NEC) ⁽⁴⁾	20°C/W

- (1) All voltages are measured with respect to the GND pin, unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics VDD = 12V state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not specified for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature, T_A. The maximum allowable power dissipation is P_{DMAX} = (T_{JMAX} T_A) / θ_{JA} or the given in Absolute Maximum Ratings, whichever is lower. For the LM4950 typical application (shown in Figure 1) with V_{DD} = 12V, R_L = 4Ω stereo operation the total power dissipation is 3.65W. θ_{JA} = 20°C/W for both DDPAK and TO220 packages mounted to 16in² heatsink surface area.
- (5) Human body model, 100pF discharged through a 1.5 k Ω resistor.
- (6) Machine Model, 220pF-240pF discharged through all pins.

Operating Ratings

Temperature Range $(T_{MIN} \le T_A \le T_{MAX})$	-40°C ≤ T _A ≤ 85°C
Supply Voltage	9.6V ≤ V _{DD} ≤ 16V

Product Folder Links: LM4950



Electrical Characteristics $V_{DD} = 12V^{(1)(2)}$

The following specifications apply for V_{DD} = 12V, A_V = 0dB (SE) or 6dB (BTL) unless otherwise specified. Limits apply for T_A = 25°C.

Symbol	Parameter	Conditions	LM4	Units	
			Typical ⁽³⁾	Limit ⁽⁴⁾⁽⁵⁾	(Limits)
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V$, $I_O = 0A$, No Load	16	30	mA (max)
I _{SD}	Shutdown Current	V _{SHUTDOWN} = GND ⁽⁶⁾	40	80	μA (max)
Vos	Offset Voltage	$V_{IN} = 0V$, $RL = 8\Omega$	5	30	mV (max)
V _{SDIH}	Shutdown Voltage Input High			2.0 V _{DD} /2	V (min) V (max)
V _{SDIL}	Shutdown Voltage Input Low			0.4	V (max)
T _{WU}	Wake-up Time	$C_B = 10\mu F$	440		ms
TSD	Thermal Shutdown Temperature		170	150 190	°C (min) °C (max)
P _O	Output Power	$ f = 1 \text{kHz} \\ R_L = 4 \Omega \text{ SE, Single Channel, THD+N} \\ = 1 \% \\ R_L = 8 \Omega \text{ BTL, THD+N} = 10 \% $	3.1 7.5	3.0	W (min)
TUD.N	Total Harmania Distantian I Naisa	P_{O} = 2.5Wrms; f = 1kHz; R_{L} = 4 Ω SE	0.05		0/
THD+N	Total Harmomic Distortion + Noise	P_O = 2.5Wrms; A_V = 10; f = 1kHz; R_L = 4 Ω , SE	0.14		%
ε _{OS}	Output Noise	A-Weighted Filter, V _{IN} = 0V, Input Referred	10		μV
X _{TALK}	Channel Separation	f_{IN} = 1kHz, P_{O} = 1W, SE Mode R_{L} = 8 Ω R_{L} = 4 Ω	76 70		dB
PSRR	Power Supply Rejection Ratio	$V_{RIPPLE} = 200 \text{mV}_{p-p}, f = 1 \text{kHz}, \\ R_L = 8\Omega, BTL$	70	56	dB (min)
I _{OL}	Output Current Limit	$V_{IN} = 0V$, $R_L = 500m\Omega$	5		Α

- (1) All voltages are measured with respect to the GND pin, unless otherwise specified.
- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits. Electrical Characteristics VDD = 12V state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not specified for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Typicals are measured at 25°C and represent the parametric norm.
- (4) Limits are specified to AOQL (Average Outgoing Quality Level).
- (5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.
- (6) Shutdown current is measured in a normal room environment. The Shutdown pin should be driven as close as possible to GND for minimum shutdown current.






Figure 4. Typical Stereo Single-Ended (SE) Audio Amplifier Application Circuit

External Components Description


See Figure 1.


Components	Functional Description
1. R _{IN}	This is the inverting input resistance that, along with R_F , sets the closed-loop gain. Input resistance R_{IN} and input capacitance C_{IN} form a high pass filter. The filter's cutoff frequency is $f_c = 1/(2\pi R_{IN}C_{IN})$.
2. C _{IN}	This is the input coupling capacitor. It blocks DC voltage at the amplifier's inverting input. C_{IN} and R_{IN} create a highpass filter. The filter's cutoff frequency is $f_C = 1/(2\pi R_{IN}C_{IN})$. Refer to SELECTING EXTERNAL COMPONENTS, for an explanation of determining C_{IN} 's value.
3. R _F	This is the feedback resistance that, along with R _i , sets closed-loop gain.
4. C _S	The supply bypass capacitor. Refer to the POWER SUPPLY BYPASSING for information about properly placing, and selecting the value of, this capacitor.
5. C _{BYPASS}	This capacitor filters the half-supply voltage present on the BYPASS pin. Refer to SELECTING EXTERNAL COMPONENTS for information about properly placing, and selecting the value of, this capacitor.

Copyright © 2003-2013, Texas Instruments Incorporated



Typical Performance Characteristics










Figure 9. $V_{DD} = 12V$, $R_L = 8\Omega$ BTL operation, BTLA_V = 20, $P_{OUT} = 3W$





 $\label{eq:frequency} \begin{array}{c} \text{FREQUENCY (Hz)} \\ \text{Figure 8. } V_{DD} = 12V, \, R_L = 8\Omega \\ \text{BTL operation, BTLA}_V = 20, \, P_{OUT} = 1W \\ \end{array}$





Figure 10. V_{DD} = 12V, R_L = 8 Ω BTL operation, BTLA_V = 20, P_{OUT} = 5W







FREQUENCY (Hz) Figure 11. V_{DD} = 12V, R_L = 4 Ω , SE operation, both channels driven and loaded (average shown), P_{OUT} = 1W, A_V = 1




Figure 13. V_{DD} = 12V, R_L = 8 Ω , SE operation, both channels driven and loaded (average shown), P_{OUT} = 1W, A_V = 1





Figure 15. V_{DD} = 12V, R_L = 8 Ω , BTL operation, BTLA_V = 20, f_{IN} = 1kHz



FREQUENCY (Hz) Figure 12. V_{DD} = 12V, R_L = 4 Ω , SE operation, both channels driven and loaded (average shown), P_{OUT} = 2.5W, A_V = 1





Figure 14. V_{DD} = 12V, R_L = 8 Ω , BTL operation, f_{IN} = 1kHz



OUTPUT POWER (W) Figure 16. V_{DD} = 12V, R_L = 16 Ω , BTL operation, BTLA $_V$ = 20, f_{IN} = 1kHz






Figure 17. V_{DD} = 12V, R_L = 4 Ω , SE operation, both channels driven and loaded (average shown), f_{IN} = 1kHz




Figure 19. V_{DD} = 12V, R_L = 16 Ω , SE operation, both channels driven and loaded (average shown), f_{IN} = 1kHz




Figure 21. V_{DD} = 12V, R_L = 8 Ω , SE operation, A_V = 10 both channels driven and loaded (average shown), f_{IN} = 1kHz




Figure 18. V_{DD} = 12V, R_L = 8 Ω , SE operation, both channels driven and loaded (average shown), f_{IN} = 1kHz




Figure 20. V_{DD} = 12V, R_L = 4 Ω , SE operation, A_V = 10 both channels driven and loaded (average shown), f_{IN} = 1kHz




Figure 22. R_L = 8Ω , BTL, f_{IN} = 1kHz, at (from top to bottom at 12V): THD+N = 10 THD+N = 1%, THD+N = 0.2%






Figure 23. $R_L = 4\Omega$, SE operation, both channels driven and loaded (average shown), at (from top to bottom at 12V): THD+N = 10%, THD+N = 1%






Figure 24. R_L = 8Ω , SE operation, f_{IN} = 1kHz, both channels driven and loaded (average shown), at (from top to bottom at 12V): THD+N = 10%, THD+N = 1%




20 50 100 200 500 1k 2k 5k 10k 20k 60k

FREQUENCY (Hz) Figure 25. V_{DD} = 12V, R_L = 8 Ω , BTL operation, V_{RIPPLE} = 200m V_{p-p} , at (from top to bottom at 60Hz): C_{BYPASS} = 1 μ F, C_{BYPASS} = 4.7 μ F, C_{BYPASS} = 10 μ F,




FREQUENCY (Hz)

Figure 26. V_{DD} = 12V, R_L = 8Ω , SE operation, V_{RIPPLE} = 200m V_{p-p} , at (from top to bottom at 60Hz): C_{BYPASS} = 1 μ F, C_{BYPASS} = 4.7 μ F, C_{BYPASS} = 10 μ F,



FREQUENCY (Hz)


Figure 27. V_{DD} = 12V, R_L = 8 Ω , BTL operation, V_{RIPPLE} = 200m V_{p-p} , A_V = 20, at (from top to bottom at 60Hz): $C_{BYPASS} = 1\mu F$, $C_{BYPASS} = 4.7\mu F$, $C_{BYPASS} = 10\mu F$



FREQUENCY (Hz) Figure 28. V_{DD} = 12V, R_L = 8 Ω , SE operation, V_{RIPPLE} = 200m V_{p-p} , A_V = 10, at (from top to bottom at 60Hz):

 $C_{BYPASS} = 1\mu F$, $C_{BYPASS} = 4.7\mu F$, $C_{BYPASS} = 10\mu F$





AMPLIFIER LOAD DISSIPATION (W) Figure 29. V_{DD} = 12V, BTL operation, f_{IN} = 1kHz, at (from top to bottom at 3W): R_L = 8Ω , R_L = 16Ω




Figure 31. V_{DD} = 12V, BTL operation, f_{IN} = 1kHz, at (from top to bottom at 15 Ω): THD+N = 10%, THD+N = 1%





Figure 33. V_{DD} = 12V, R_L = 4 Ω , P_{OUT} = 1W, SE operation, V_{OUTB} measured; V_{INA} driven, V_{OUTB} measured



0.5

AMPLIFIER LOAD DISSIPATION PER CHANNEL (W)

1 1.5

Figure 30. V_{DD} = 12V, SE operation, f_{IN} = 1kHz, at (from top to bottom at 1W): R_L = 4 Ω , R_L = 8 Ω

2 2.5 3




Figure 32. V_{DD} = 12V, SE operation, f_{IN} = 1kHz, both channels driven and loaded, at (from top to bottom at 15 Ω): THD+N = 10%, THD+N = 1%




Figure 34. V_{DD} = 12V, R_L = 8 Ω , P_{OUT} = 1W, SE operation, at (from top to bottom at 1kHz): V_{INB} driven, V_{OUTA} measured; V_{INA} driven, V_{OUTB} measured






Figure 35. V_{DD} = 9.6V, R_L = 8 Ω , BTL operation, f_{IN} = 1kHz





Figure 37. $V_{DD} = 9.6V$, $R_L = 8\Omega$, BTL operation, BTLA_V = 20, $f_{IN} = 1kHz$



AMPLIFIER LOAD DISSIPATION (W) Figure 39. $V_{DD}=9.6V,\,BTL$ operation, $f_{IN}=1kHz$ at (from top to bottom at 2W): $R_L=8\Omega,\,R_L=16\Omega$




Figure 36. V_{DD} = 9.6V, R_L = 4 Ω , SE operation, f_{IN} = 1kHz both channels driven and loaded (average shown)






Figure 38. V_{DD} = 9.6V, R_L = 4 Ω , SE operation, AV = 10, f_{IN} = 1kHz both channels driven and loaded (average shown)





AMPLIFIER LOAD DISSIPATION PER CHANNEL (W) Figure 40. V $_{DD}$ = 9.6V, SE operation, f $_{IN}$ = 1kHz, at (from top to bottom at 1W): R_L = 4 Ω , R_L = 8 Ω






Figure 41. V_{DD} = 9.6V, BTL operation, f_{IN} = 1kHz, at (from top to bottom at 15 Ω): THD+N = 10%, THD+N = 1%






Figure 42. V_{DD} = 9.6V, SE operation, f_{IN} = 1kHz, both channels driven and loaded, at (from top to bottom at 15 Ω): THD+N = 10%, THD+N = 1%

Channel-to Channel Crosstalk vs Frequency -5



FREQUENCY (Hz)

Figure 43. V_{DD} = 9.6V, R_L = 4 Ω , P_{OUT} = 1W, SE operation, at (from top to bottom at 1kHz): V_{INB} driven, V_{OUTA} measured; V_{INA} driven, V_{OUTB} measured






Figure 45. V_{DD} = 15V, R_L = 8 Ω , BTL operation, f_{IN} = 1kHz






Figure 46. V_{DD} = 15V, R_L = 4 Ω , SE operation, f_{IN} = 1kHz both channels driven and loaded (average shown)





OUTPUT POWER (W) Figure 47. V_{DD} = 15V, R_L = 8 Ω , SE operation, f_{IN} = 1kHz both channels driven and loaded (average shown)

Total Power Dissipation vs Load Dissipation per Channel



AMPLIFIER LOAD DISSIPATION PER CHANNEL (W) Figure 49. V_{DD} = 15V, SE operation, f_{IN} = 1kHz, at (from top to bottom at 2W): $R_L = 4\Omega$, $R_L = 8\Omega$




Figure 51. V_{DD} = 15V, SE operation, f_{IN} = 1kHz, both channels driven and loaded, at (from top to bottom at 15 Ω): THD+N = 10%, THD+N = 1%

Figure 48. V_{DD} = 15V, BTL operation, f_{IN} = 1kHz, at (from top to bottom at 4W): R_L = 8Ω , R_L = 16Ω

AMPLIFIER LOAD DISSIPATION (W)




Figure 50. V_{DD} = 15V, BTL operation, f_{IN} = 1kHz, at (from top to bottom at 15 Ω): THD+N = 10%, THD+N = 1%





Figure 52. V_{DD} = 16V, R_L = 8 Ω , BTL operation, f_{IN} = 1kHz





OUTPUT POWER (W) Figure 53. V_{DD} = 16V, R_L = 8 Ω , BTL operation, f_{IN} = 1kHz, BTLA $_V$ = 20





Figure 54. V_{DD} = 16V, R_L = 4 Ω , A_V = 10 SE operation, f_{IN} = 1kHz, both channels driven and loaded (average shown)

Channel-to-Channel Crosstalk vs Frequency



Channel-to-Channel Crosstalk vs Frequency




Figure 56. V_{DD} = 16V, R_L = 8 Ω , P_{OUT} = 1W, SE operation at (from top to bottom at 1kHz): V_{INB} driven, V_{OUTA} measured; V_{INA} driven, V_{OUTB} measured

Power Supply Current vs Power Supply Voltage




Figure 57. $R_L = 8\Omega$, BTL operation $V_{IN} = 0V$, $R_{SOURCE} = 50\Omega$

Power Supply Current vs Power Supply Voltage





Figure 58. $R_L = 4\Omega$, SE operation $V_{IN} = 0V$, $R_{SOURCE} = 50\Omega$





POWER SUPPLY VOLTAGE (V) Figure 59. $R_L = 8\Omega$, BTL operation, $f_{|N} = 1 \text{kHz}$ at (from top to bottom at 12V): positive signal swing, negative signal swing

Clipping Voltage vs Power Supply Voltage




Figure 61. R_L = 4 Ω , SE operation, f_{IN} = 1kHz both channels driven and loaded, at (from top to bottom at 13V): negative signal swing, positive signal swing

Power Dissipation vs Ambient Temperature




Figure 63. $V_{DD} = 12V$, $R_L = 8\Omega$ (BTL), $f_{IN} = 1kHz$, (from to bottom at 80°C): 16in² copper plane heatsink area, 8in² copper plane heatsink area

Clipping Voltage vs Power Supply Voltage 1.5 CLIPPING VOLTAGE (V) 1.25 0.75


0.5 0.25

> 11 12 13 14 15 POWER SUPPLY VOLTAGE (V)

10.5 11.5 12.5 13.5 14.5 15.5

Figure 60. $R_L = 16\Omega$, BTL operation, $f_{IN} = 1$ kHz at (from to bottom at 12V): positive signal swing, negative signal swing


Clipping Voltage vs Power Supply Voltage



POWER SUPPLY VOLTAGE (V)

Figure 62. $R_L = 8\Omega$, SE operation, $f_{IN} = 1kHz$ both channels driven and loaded, at (from to bottom at 13V): negative signal swing, positive signal swing

Power Dissipation vs Ambient Temperature



AMBIENT TEMPERATURE (°C)

Figure 64. V_{DD} = 12V, R_L = 8Ω (SE), f_{IN} = 1kHz, (from to bottom at 120°C): $16in^2$ copper plane heatsink area, 8in² copper plane heatsink area



APPLICATION INFORMATION

HIGH VOLTAGE BOOMER WITH INCREASED OUTPUT POWER

Unlike previous 5V Boomer amplifiers, the LM4950 is designed to operate over a power supply voltages range of 9.6V to 16V. Operating on a 12V power supply, the LM4950 will deliver 7.5W into an 8Ω BTL load with no more than 10% THD+N.




Figure 65. Typical LM4950 BTL Application Circuit

BRIDGE CONFIGURATION EXPLANATION

As shown in Figure 65, the LM4950 consists of two operational amplifiers that drive a speaker connected between their outputs. The value of external input and feedback resistors determine the gain of each amplifier. Resistors RIN_A and RF_A set the closed-loop gain of AMP_A, whereas two $20k\Omega$ resistors set AMP_B's gain to -1. The LM4950 drives a load, such as a speaker, connected between the two amplifier outputs, VOUT_A and VOUT_B. Figure 65 shows that AMP_A's output serves as AMP_B's input. This results in both amplifiers producing signals identical in magnitude, but 180° out of phase. Taking advantage of this phase difference, a load is placed between AMP_A and AMP_B and driven differentially (commonly referred to as "bridge mode"). This results in a differential, or BTL, gain of

$$A_{VD} = 2(R_I / R_i) \tag{1}$$

Bridge mode amplifiers are different from single-ended amplifiers that drive loads connected between a single amplifier's output and ground. For a given supply voltage, bridge mode has a distinct advantage over the single-ended configuration: its differential output doubles the voltage swing across the load. Theoretically, this produces four times the output power when compared to a single-ended amplifier under the same conditions. This increase in attainable output power assumes that the amplifier is not current limited and that the output signal is not clipped. To ensure minimum output signal clipping when choosing an amplifier's closed-loop gain, refer to AUDIO POWER AMPLIFIER DESIGN.

Another advantage of the differential bridge output is no net DC voltage across the load. This is accomplished by biasing AMP1's and AMP2's outputs at half-supply. This eliminates the coupling capacitor that single supply, single-ended amplifiers require. Eliminating an output coupling capacitor in a typical single-ended configuration forces a single-supply amplifier's half-supply bias voltage across the load. This increases internal IC power dissipation and may permanently damage loads such as speakers.



POWER DISSIPATION

Power dissipation is a major concern when designing a successful single-ended or bridged amplifier. Equation 2 states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and driving a specified output load.

$$P_{DMAX-SE} = (V_{DD})^{2}I (2\pi^{2}R_{L}): Single Ended$$
 (2)

The LM4950's dissipation is twice the value given by Equation 2 when driving two SE loads. For a 12V supply and two 8Ω SE loads, the LM4950's dissipation is 1.82W.

The LM4950's dissipation when driving a BTL load is given by Equation 3. For a 12V supply and a single 8Ω BTL load, the dissipation is 3.65W.

$$P_{DMAX-MONOBTL} = 4(V_{DD})^{2}/2\pi^{2}R_{L}: Bridge Mode$$
(3)

The maximum power dissipation point given by Equation 3 must not exceed the power dissipation given by Equation 4:

$$P_{DMAX}' = (T_{JMAX} - T_A) / \theta_{JA}$$
 (4)

The LM4950's $T_{JMAX} = 150^{\circ}\text{C}$. In the KTW package, the LM4950's θ_{JA} is 20°C/W when the metal tab is soldered to a copper plane of at least 16in^2 . This plane can be split between the top and bottom layers of a two-sided PCB. Connect the two layers together under the tab with a 5x5 array of vias. For the NEC package, use an external heatsink with a thermal impedance that is less than 20°C/W. At any given ambient temperature T_A , use Equation 4 to find the maximum internal power dissipation supported by the IC packaging. Rearranging Equation 4 and substituting P_{DMAX} for P_{DMAX} results in Equation 5. This equation gives the maximum ambient temperature that still allows maximum stereo power dissipation without violating the LM4950's maximum junction temperature.

$$T_A = T_{JMAX} - P_{DMAX-MONOBTL}\theta_{JA}$$
 (5)

For a typical application with a 12V power supply and a BTL 8Ω load, the maximum ambient temperature that allows maximum stereo power dissipation without exceeding the maximum junction temperature is approximately 77°C for the KTW package.

$$T_{\text{JMAX}} = P_{\text{DMAX-MONOBTL}} \theta_{\text{JA}} + T_{\text{A}}$$
 (6)

Equation 6 gives the maximum junction temperature T_{JMAX} . If the result violates the LM4950's 150°C, reduce the maximum junction temperature by reducing the power supply voltage or increasing the load resistance. Further allowance should be made for increased ambient temperatures.

The above examples assume that a device is operating around the maximum power dissipation point. Since internal power dissipation is a function of output power, higher ambient temperatures are allowed as output power or duty cycle decreases.

If the result of Equation 3 is greater than that of Equation 4, then decrease the supply voltage, increase the load impedance, or reduce the ambient temperature. Further, ensure that speakers rated at a nominal 4Ω (SE operation) or 8Ω (BTL operation) do not fall below 3Ω or 6Ω , respectively. If these measures are insufficient, a heat sink can be added to reduce θ_{JA} . The heat sink can be created using additional copper area around the package, with connections to the ground pins, supply pin and amplifier output pins. Refer to the Typical Performance Characteristics curves for power dissipation information at lower output power levels.

POWER SUPPLY VOLTAGE LIMITS

Continuous proper operation is ensured by never exceeding the voltage applied to any pin, with respect to ground, as listed in Absolute Maximum Ratings section.

POWER SUPPLY BYPASSING

As with any power amplifier, proper supply bypassing is critical for low noise performance and high power supply rejection. Applications that employ a voltage regulator typically use a 10µF in parallel with a 0.1µF filter capacitors to stabilize the regulator's output, reduce noise on the supply line, and improve the supply's transient response. However, their presence does not eliminate the need for a local 1.0µF tantalum bypass capacitance connected between the LM4950's supply pins and ground. Do not substitute a ceramic capacitor for the tantalum. Doing so may cause oscillation. Keep the length of leads and traces that connect capacitors between the LM4950's power supply pin and ground as short as possible. Connecting a 10µF capacitor, C_{RYPASS}, between



the BYPASS pin and ground improves the internal bias voltage's stability and improves the amplifier's PSRR. The PSRR improvements increase as the bypass pin capacitor value increases. Too large, however, increases turn-on time and can compromise the amplifier's click and pop performance. The selection of bypass capacitor values, especially C_{BYPASS}, depends on desired PSRR requirements, click and pop performance (as explained in SELECTING EXTERNAL COMPONENTS), system cost, and size constraints.

MICRO-POWER SHUTDOWN

The LM4950 features an active-low micro-power shutdown mode. When active, the LM4950's micro-power shutdown feature turns off the amplifier's bias circuitry, reducing the supply current. The low 40µA typical shutdown current is achieved by applying a voltage to the SHUTDOWN pin that is as near to GND as possible. A voltage that is greater than GND may increase the shutdown current.

There are a few methods to control the micro-power shutdown. These include using a single-pole, single-throw switch (SPST), a microprocessor, or a microcontroller. When using a switch, connect a $100k\Omega$ pull-up resistor between the SHUTDOWN pin and V_{DD} and a second $100k\Omega$ resistor in parallel with the SPST switch connected between the SHUTDOWN pin and GND. The two resistors form a voltage divider that ensures that the voltage applied to the SHUTDOWN pin does not exceed $V_{DD}/2$. Select normal amplifier operation by opening the switch. Closing the switch applies GND to the SHUTDOWN pin, activating micro-power shutdown. The switch and resistor ensure that the SHUTDOWN pin will not float. This prevents unwanted state changes. In a system with a microprocessor or a microcontroller, use a digital output to apply the active-state voltage to the SHUTDOWN pin. Again, ensure that the microcontroller or microprocessor logic-high signal does not exceed the LM4950's $V_{DD}/2$ SHUTDOWN signal limit.

SELECTING EXTERNAL COMPONENTS

Input Capacitor Value Selection

Two quantities determine the value of the input coupling capacitor: the lowest audio frequency that requires amplification and desired output transient suppression.

As shown in Figure 65, the input resistor (R_{IN}) and the input capacitor (C_{IN}) produce a high pass filter cutoff frequency that is found using Equation 7.

$$f_{c} = 1/2\pi R_{i}C_{i} \tag{7}$$

As an example when using a speaker with a low frequency limit of 50Hz, C_i , using Equation 7 is 0.159 μ F. The 0.39 μ F C_{INA} shown in Figure 65 allows the LM4950 to drive high efficiency, full range speaker whose response extends below 30Hz.

Bypass Capacitor Value

Besides minimizing the input capacitor size, careful consideration should be paid to value of C_{BYPASS} , the capacitor connected to the BYPASS pin. Since C_{BYPASS} determines how fast the LM4950 settles to quiescent operation, its value is critical when minimizing turn-on pops. The slower the LM4950's outputs ramp to their quiescent DC voltage (nominally $V_{\text{DD}}/2$), the smaller the turn-on pop. Choosing C_{BYPASS} equal to $10\mu\text{F}$ along with a small value of C_{IN} (in the range of $0.1\mu\text{F}$ to $0.39\mu\text{F}$), produces a click-less and pop-less shutdown function. As discussed above, choosing C_{IN} no larger than necessary for the desired bandwidth helps minimize clicks and pops.

OPTIMIZING CLICK AND POP REDUCTION PERFORMANCE

The LM4950 contains circuitry that eliminates turn-on and shutdown transients ("clicks and pops"). For this discussion, turn-on refers to either applying the power supply voltage or when the micro-power shutdown mode is deactivated.

As the $V_{DD}/2$ voltage present at the BYPASS pin ramps to its final value, the LM4950's internal amplifiers are configured as unity gain buffers and are disconnected from the AMP_A and AMP_B pins. An internal current source charges the capacitor connected between the BYPASS pin and GND in a controlled manner. Ideally, the input and outputs track the voltage applied to the BYPASS pin. The gain of the internal amplifiers remains unity until the voltage applied to the BYPASS pin.



The gain of the internal amplifiers remains unity until the voltage on the bypass pin reaches $V_{DD}/2$. As soon as the voltage on the bypass pin is stable, the device becomes fully operational and the amplifier outputs are reconnected to their respective output pins. Although the BYPASS pin current cannot be modified, changing the size of C_{BYPASS} alters the device's turn-on time. Here are some typical turn-on times for various values of C_{BYPASS} :

C _B (μF)	T _{ON} (ms)
1.0	120
2.2	120
4.7	200
10	440

In order eliminate "clicks and pops", all capacitors must be discharged before turn-on. Rapidly switching V_{DD} may not allow the capacitors to fully discharge, which may cause "clicks and pops".

There is a relationship between the value of C_{IN} and C_{BYPASS} that ensures minimum output transient when power is applied or the shutdown mode is deactivated. Best performance is achieved by setting the time constant created by C_{IN} and R_i + R_f to a value less than the turn-on time for a given value of C_{BYPASS} as shown in the table above.

DRIVING PIEZO-ELECTRIC SPEAKER TRANSDUCERS

The LM4950 is able to drive capacitive piezo-electric transducer loads that are less than equal to 200nF. Stable operation is assured by placing 33pF capacitors in parallel with the $20k\Omega$ feedback resistors. The additional capacitors are shown in Figure 66.

When driving piezo-electric tranducers, sound quality and accoustic power is entirely dependent upon a transducer's frequency response and efficiency. In this application, power dissipated by the LM4950 is very low, typically less than 250mW when driving a 200nF piezo-electric transduce ($V_{DD} = 12V$).

Product Folder Links: LM4950






Figure 66. Piezo-electric Transducer Capacitance ≤ 200nF

AUDIO POWER AMPLIFIER DESIGN

Audio Amplifier Design: Driving 4W into an 8Ω BTL

The following are the desired operational parameters:				
Power Output	4W _{RMS}			
Load Impedance	8Ω			
Input Level	0.3V _{RMS} (max)			
Input Impedance	20kΩ			
Bandwidth	50Hz-20kHz ± 0.25dB			

The design begins by specifying the minimum supply voltage necessary to obtain the specified output power. One way to find the minimum supply voltage is to use the Output Power vs Power Supply Voltage curve in Typical Performance Characteristics section. Another way, using Equation 8, is to calculate the peak output voltage necessary to achieve the desired output power for a given load impedance. To account for the amplifier's dropout voltage, two additional voltages, based on the *Clipping Dropout Voltage vs Power Supply Voltage* in Typical Performance Characteristics, must be added to the result obtained by Equation 8. The result is Equation 9.

$$V_{\text{opeak}} = \sqrt{(2R_{L}P_{0})}$$
 (8)

$$V_{DD} = V_{OUTPEAK} + V_{ODTOP} + V_{ODBOT}$$
 (9)



The Output Power vs. Power Supply Voltage graph in Typical Performance Characteristics for an 8Ω load indicates a minimum supply voltage of 10.2V. The commonly used 12V supply voltage easily meets this. The additional voltage creates the benefit of headroom, allowing the LM4950 to produce peak output power in excess of 4W without clipping or other audible distortion. The choice of supply voltage must also not create a situation that violates of maximum power dissipation as explained in the POWER DISSIPATION section. After satisfying the LM4950's power dissipation requirements, the minimum differential gain needed to achieve 4W dissipation in an 8Ω BTL load is found using Equation 10.

$$A_{V} \ge \sqrt{(P_{0}R_{L})}/(V_{IN}) = V_{orms}/V_{inrms}$$
(10)

Thus, a minimum gain of 18.9 allows the LM4950's to reach full output swing and maintain low noise and THD+N performance. For this example, let $A_{V-BTL} = 19$. The amplifier's overall BTL gain is set using the input (RIN_A) and feedback (R) resistors of the first amplifier in the series BTL configuration. Additionally, A_{V-BTL} is twice the gain set by the first amplifier's R_{IN} and R_f . With the desired input impedance set at $20k\Omega$, the feedback resistor is found using Equation 11.

$$R_{i}/R_{iN} = A_{V-BTL}/2 \tag{11}$$

The value of R_f is $190k\Omega$ (choose $191k\Omega$, the closest value). The nominal output power is 4W.

The last step in this design example is setting the amplifier's -3dB frequency bandwidth. To achieve the desired ±0.25dB pass band magnitude variation limit, the low frequency response must extend to at least one-fifth the lower bandwidth limit and the high frequency response must extend to at least five times the upper bandwidth limit. The gain variation for both response limits is 0.17dB, well within the ±0.25dB-desired limit. The results are an

$$f_{L} = 50$$
Hz $/ 5 = 10$ Hz (12)

and an

$$f_{L} = 20kHz \times 5 = 100kHz$$
 (13)

As mentioned in SELECTING EXTERNAL COMPONENTS, R_{INA} and C_{INA} create a highpass filter that sets the amplifier's lower bandpass frequency limit. Find the coupling capacitor's value using Equation 14.

$$C_{i} = 1 / 2\pi R_{iN} f_{L} \tag{14}$$

The result is

$$1/(2\pi x 20k\Omega x 10Hz) = 0.795\mu F \tag{15}$$

Use a 0.82µF capacitor, the closest standard value.

The product of the desired high frequency cutoff (100kHz in this example) and the differential gain A_{VD} , determines the upper passband response limit. With $A_{VD} = 7$ and $f_H = 100kHz$, the closed-loop gain bandwidth product (GBWP) is 700kHz. This is less than the LM4950's 3.5MHz GBWP. With this margin, the amplifier can be used in designs that require more differential gain while avoiding performance restricting bandwidth limitations.

RECOMMENDED PRINTED CIRCUIT BOARD LAYOUT

Figure 67 through Figure 69 show the recommended two-layer PC board layout that is optimized for the DDPAK-packaged, SE-configured LM4950 and associated external components. Figure 70 through Figure 72 show the recommended two-layer PC board layout that is optimized for the DDPAK-packaged, BTL-configured LM4950 and associated external components. These circuits are designed for use with an external 12V supply and $4\Omega(\text{min})(\text{SE})$ or $8\Omega(\text{min})(\text{BTL})$ speakers.

These circuit boards are easy to use. Apply 12V and ground to the board's V_{DD} and GND pads, respectively. Connect a speaker between the board's OUT_A and OUT_B outputs.



Demonstration Board Layout




Figure 67. Recommended KTW SE PCB Layout: Top Silkscreen




Figure 68. Recommended KTW SE PCB Layout: Top Layer






Figure 69. Recommended KTW SE PCB Layout: Bottom Layer




Figure 70. Recommended KTW BTL PCB Layout: Top Silkscreen






Figure 71. Recommended KTW BTL PCB Layout: Top Layer




Figure 72. Recommended KTW BTL PCB Layout: Bottom Layer



REVISION HISTORY

Changes from Revision D (May 2013) to Revision E			
•	Changed layout of National Data Sheet to TI format	2	24

www.ti.com 5-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
LM4950TS	Active	Production	DDPAK/TO-263 (KTW) 9	45 TUBE	No	Call TI	Level-3-235C-168 HR	-40 to 85	L4950TS
LM4950TS/NOPB	Active	Production	DDPAK/TO-263 (KTW) 9	45 TUBE	ROHS Exempt	SN	Level-3-245C-168 HR	-40 to 85	L4950TS
LM4950TSX/NOPB	Active	Production	DDPAK/TO-263 (KTW) 9	500 LARGE T&R	ROHS Exempt	SN	Level-3-245C-168 HR	-40 to 85	L4950TS

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-May-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	l .	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM4950TSX/NOPB	DDPAK/ TO-263	KTW	9	500	330.0	24.4	10.75	14.85	5.0	16.0	24.0	Q2

www.ti.com 11-May-2024




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ı	LM4950TSX/NOPB	DDPAK/TO-263	KTW	9	500	356.0	356.0	45.0	

PACKAGE MATERIALS INFORMATION


www.ti.com 11-May-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM4950TS	KTW	TO-263	9	45	502	25	8204.2	9.19
LM4950TS	KTW	TO-263	9	45	502	25	8204.2	9.19
LM4950TS/NOPB	KTW	TO-263	9	45	502	25	8204.2	9.19





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated