

AMC3330-Q1 具有集成式直流/直流转换器的汽车级、 $\pm 1V$ 输入、增强型隔离式精密放大器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准：
 - 温度等级 1：-40°C 至 125°C， T_A
- 3.3V 或 5V 单电源运行，具有集成直流/直流转换器
- $\pm 1V$ 输入电压范围，针对使用高输入阻抗的电压测量进行了优化
- 固定增益：2.0
- 低直流误差：
 - 增益误差： $\pm 0.2\%$ (最大值)
 - 增益漂移： $\pm 45\text{ppm}/^\circ\text{C}$ (最大值)
 - 失调电压误差： $\pm 0.3\text{mV}$ (最大值)
 - 失调电压温漂： $\pm 4\mu\text{V}/^\circ\text{C}$ (最大值)
 - 非线性度： $\pm 0.02\%$ (最大值)
- 高 CMTI：85kV/ μs (最小值)
- 系统级诊断功能
- 安全相关认证：
 - 符合 DIN EN IEC 60747-17 (VDE 0884-17) 的 6000V_{PK} 增强型隔离
 - 4250V_{RMS} 隔离，符合 UL1577 标准且持续时长为 1 分钟
- 符合 CISPR-11 和 CISPR-25 EMI 标准

2 应用

- 可用于以下应用的隔离式电压感应：
 - 混合动力汽车/电动汽车车载充电器 (OBC)
 - 混合动力汽车/电动汽车直流/直流转换器
 - 混合动力汽车/电动汽车牵引逆变器
 - 混合动力汽车/电动汽车电池管理系统 (BMS)

3 说明

AMC3330-Q1 是一款具有完全集成的隔离式直流/直流转换器的精密隔离式放大器，能实现器件低侧的单电源运行。该增强型电容隔离层通过了 DIN EN IEC 60747-17 (VDE 0884-17) 和 UL1577 标准认证，将以不同共模电压电平运行的系统各部分隔离，并保护低压域免受损坏。

AMC3330-Q1 的输入针对直接连接高阻抗电压信号源 (例如电阻分压器网络) 的情况进行了优化，以感应高压信号。集成式隔离直流/直流转换器可测量非接地信号，并使该器件成为嘈杂空间受限应用的独特解决方案。


该器件性能出色，支持进行精确的电压监控。AMC3330-Q1 的集成直流/直流转换器故障检测和诊断输出引脚可简化系统级设计和诊断。

AMC3330-Q1 的额定工作温度范围为 -40°C 至 +125°C。

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
AMC3330-Q1	DWE (SOIC, 16)	10.3mm × 10.3mm

- (1) 如需更多信息，请参阅 [机械、封装和可订购信息](#)。
 (2) 封装尺寸 (长 × 宽) 为标称值，并包括引脚 (如适用)。



应用示例



Table of Contents

1 特性	1	6.2 Functional Block Diagram.....	18
2 应用	1	6.3 Feature Description.....	18
3 说明	1	6.4 Device Functional Modes.....	22
4 Pin Configuration and Functions	3	7 Application and Implementation	23
5 Specifications	4	7.1 Application Information.....	23
5.1 Absolute Maximum Ratings.....	4	7.2 Typical Application.....	23
5.2 ESD Ratings.....	4	7.3 Best Design Practices.....	27
5.3 Recommended Operating Conditions.....	4	7.4 Power Supply Recommendations.....	27
5.4 Thermal Information.....	5	7.5 Layout.....	29
5.5 Power Ratings.....	5	8 Device and Documentation Support	30
5.6 Insulation Specifications.....	6	8.1 Device Support.....	30
5.7 Safety-Related Certifications	7	8.2 Documentation Support.....	30
5.8 Safety Limiting Values.....	7	8.3 接收文档更新通知.....	30
5.9 Electrical Characteristics.....	8	8.4 支持资源.....	30
5.10 Switching Characteristics.....	9	8.5 Trademarks.....	30
5.11 Timing Diagram.....	10	8.6 静电放电警告.....	30
5.12 Insulation Characteristics Curves.....	11	8.7 术语表.....	30
5.13 Typical Characteristics.....	12	9 Revision History	31
6 Detailed Description	18	10 Mechanical, Packaging, and Orderable Information	31
6.1 Overview.....	18		

4 Pin Configuration and Functions




图 4-1. DWE Package, 16-Pin SOIC (Top View)

表 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO.	NAME		
1	DCDC_OUT	Power	High-side output of the isolated DC/DC converter; connect this pin to the HLDO_IN pin. ⁽¹⁾
2	DCDC_HGND	Power Ground	High-side ground reference for the isolated DC/DC converter; connect this pin to the HGND pin.
3	HLDO_IN	Power	Input of the high-side low-dropout (LDO) regulator; connect this pin to the DCDC_OUT pin. ⁽¹⁾
4	NC	—	No internal connection. Connect this pin to the high-side ground or leave this pin unconnected (floating).
5	HLDO_OUT	Power	Output of the high-side LDO. ⁽¹⁾
6	INP	Analog Input	Noninverting analog input.
7	INN	Analog Input	Inverting analog input. Connect this pin to HGND.
8	HGND	Signal Ground	High-side analog ground; connect this pin to the DCDC_HGND pin.
9	GND	Signal Ground	Low-side analog ground; connect this pin to the DCDC_GND pin.
10	OUTN	Analog Output	Inverting analog output.
11	OUTP	Analog Output	Noninverting analog output.
12	VDD	Power	Low-side power supply. ⁽¹⁾
13	LDO_OUT	Power	Output of the low-side LDO; connect this pin to the DCDC_IN pin. ⁽¹⁾
14	DIAG	Digital Output	Active-low, open-drain status indicator output; connect this pin to the pullup supply (for example, VDD) using a resistor or leave this pin floating if not used.
15	DCDC_GND	Power Ground	Low-side ground reference for the isolated DC/DC converter; connect this pin to the GND pin.
16	DCDC_IN	Power	Low-side input of the isolated DC/DC converter; connect this pin to the LDO_OUT pin. ⁽¹⁾

(1) See the [Power Supply Recommendations](#) section for power-supply decoupling recommendations.

5 Specifications

5.1 Absolute Maximum Ratings

see (1)

		MIN	MAX	UNIT
Power-supply voltage	VDD to GND	– 0.3	6.5	V
Analog input voltage	INP, INN	HGND – 6	$V_{HLD0out} + 0.5$	V
Analog output voltage	OUTP, OUTN	GND – 0.5	VDD + 0.5	V
Digital output voltage	DIAG	GND – 0.5	6.5	V
Input current	Continuous, any pin except power-supply pins	– 10	10	mA
Temperature	Junction, T_J		150	°C
	Storage, T_{stg}	– 65	150	

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ , HBM ESD classification Level 2	±2000	V
		Charged-device model (CDM), per AEC Q100-011, CDM ESD classification Level C6	±1000	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
POWER SUPPLY						
VDD	Low-side supply voltage	VDD to GND	3.0	3.3	5.5	V
ANALOG INPUT						
V _{Clipping}	Differential input voltage before clipping output	V _{IN} = V _{INP} - V _{INN}	±1.25			V
V _{FSR}	Specified linear differential full-scale voltage	V _{IN} = V _{INP} - V _{INN}	- 1		1	V
	Absolute common-mode input voltage ⁽¹⁾	(V _{INP} + V _{INN}) / 2 to HGND	- 2		3	V
V _{CM}	Operating common-mode input voltage	(V _{INP} + V _{INN}) / 2 to HGND, V _{INP} = V _{INN}	- 1.4		1.6	V
		(V _{INP} + V _{INN}) / 2 to HGND, V _{INP} - V _{INN} = 1.0 V ⁽²⁾	- 0.925		0.725	
		(V _{INP} + V _{INN}) / 2 to HGND, V _{INP} - V _{INN} = 1.25 V	- 0.8		0.6	
ANALOG OUTPUT						
C _{LOAD}	Capacitive load	On OUTP or OUTN to GND2, Without any series resistance			500	pF
C _{LOAD}	Capacitive load	OUTP to OUTN, Without any series resistance			250	pF
R _{LOAD}	Resistive load	On OUTP or OUTN to GND2		10	1	kΩ
DIGITAL OUTPUT						
	Pull-up supply-voltage for DIAG pin		0		VDD	V
TEMPERATURE RANGE						
T _A	Operating ambient temperature		- 40	25	125	°C

- (1) Steady-state voltage supported by the device in case of a system failure. See specified common-mode input voltage V_{CM} for normal operation. Observe analog input voltage range as specified in the *Absolute Maximum Ratings* table.
- (2) Linear response.

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		AMC3330-Q1	UNIT
		DWE (SOIC)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	31	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44	°C/W
ψ_{JT}	Junction-to-top characterization parameter	16.7	°C/W
ψ_{JB}	Junction-to-board characterization parameter	42.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

5.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Maximum power dissipation	VDD = 5.5 V			236.5	mW
		VDD = 3.6 V			155	

5.6 Insulation Specifications

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
GENERAL				
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	≥ 8	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	≥ 8	mm
DTI	Distance through insulation	Minimum internal gap (internal clearance - capacitive signal isolation)	≥ 21	μm
DTI	Distance through insulation	Minimum internal gap (internal clearance - transformer power isolation)	≥ 120	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	≥ 600	V
	Material group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600V _{RMS}	I-III	
		Rated mains voltage ≤ 1000V _{RMS}	I-II	
DIN EN IEC 60747-17 (VDE 0884-17)				
V _{IORM}	Maximum repetitive peak isolation voltage	At AC voltage	1700	V _{PK}
V _{IOWM}	Maximum-rated isolation working voltage	At AC voltage (sine wave)	1200	V _{RMS}
		At DC voltage	1700	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{IOTM} , t = 1s (100% production test)	6000	V _{PK}
V _{IMP}	Maximum impulse voltage ⁽²⁾	Tested in air, 1.2/50μs waveform per IEC 62368-1	7700	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Tested in oil (qualification test), 1.2/50μs waveform per IEC 62368-1	10000	V _{PK}
q _{pd}	Apparent charge ⁽⁴⁾	Method a, after input/output safety test subgroups 2 and 3, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10s	≤ 5	pC
		Method a, after environmental tests subgroup 1, V _{pd(ini)} = V _{IOTM} , t _{ini} = 60s, V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10 s	≤ 5	
		Method b1, at preconditioning (type test) and routine test, V _{pd(ini)} = 1.2 x V _{IOTM} , t _{ini} = 1s, V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1s	≤ 5	
		Method b2, at routine test (100% production) ⁽⁶⁾ , V _{pd(ini)} = V _{pd(m)} = 1.2 x V _{IOTM} , t _{ini} = t _m = 1s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.5 V _{PP} at 1MHz	~4.5	pF
R _{IO}	Insulation resistance, input to output ⁽⁵⁾	V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} , t = 60s (qualification test), V _{TEST} = 1.2 × V _{ISO} , t = 1s (100% production test)	4250	V _{RMS}

- (1) Apply creepage and clearance requirements according to the specific equipment isolation standards of an application. Maintain the creepage and clearance distance of a board design to make sure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a PCB are used to help increase these specifications.
- (2) Testing is carried out in air to determine the surge immunity of the package.
- (3) Testing is carried in oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier are tied together, creating a two-pin device.
- (6) Either method b1 or b2 is used in production.

5.7 Safety-Related Certifications

VDE	UL
DIN EN IEC 60747-17 (VDE 0884-17), EN IEC 60747-17, DIN EN IEC 62368-1 (VDE 0868-1), EN IEC 62368-1, IEC 62368-1 Clause : 5.4.3 ; 5.4.4.4 ; 5.4.9	Recognized under 1577 component recognition and CSA component acceptance NO 5 programs
Reinforced insulation	Single protection
Certificate number: 40040142	File number: E181974

5.8 Safety Limiting Values

Safety limiting ⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to over-heat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _S	Safety input, output, or supply current	R _{θJA} = 73.5°C/W, VDD = 5.5 V, T _J = 150°C, T _A = 25°C			309	mA
		R _{θJA} = 73.5°C/W, VDD = 3.6 V, T _J = 150°C, T _A = 25°C			472	
P _S	Safety input, output, or total power	R _{θJA} = 73.5°C/W, T _J = 150°C, T _A = 25°C			1700	mW
T _S	Maximum safety temperature				150	°C

- (1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power, respectively. Do not exceed the maximum limits of I_S and P_S. These limits vary with the ambient temperature, T_A.
The junction-to-air thermal resistance, R_{θJA}, in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:
T_J = T_A + R_{θJA} × P, where P is the power dissipated in the device.
T_{J(max)} = T_S = T_A + R_{θJA} × P_S, where T_{J(max)} is the maximum junction temperature.
P_S = I_S × VDD_{max}, where VDD_{max} is the maximum low-side voltage.

5.9 Electrical Characteristics

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD} = 3.0\text{ V}$ to 5.5 V , $I_{NP} = -1\text{ V}$ to $+1\text{ V}$, and $I_{NN} = \text{HGND} = 0\text{ V}$; typical specifications are at $T_A = 25^{\circ}\text{C}$, and $V_{DD} = 3.3\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT						
R _{IN}	Single-ended input resistance	INN = HGND	0.1	0.8		G Ω
R _{IND}	Differential input resistance		0.1	1.2		
I _{IB}	Input bias current	INP = INN = HGND, I _{IB} = (I _{IBP} + I _{IBN}) / 2	- 10	2.5	10	nA
TC _{I_{IB}}	Input bias current drift			- 14		pA/°C
I _{IO}	Input offset current	I _{IO} = I _{INP} - I _{INN} ; INP = INN = HGND	- 10	-0.8	10	nA
C _{IN}	Single-ended input capacitance	INN = HGND, f _{IN} = 310 kHz		2		pF
C _{IND}	Differential input capacitance	f _{IN} = 310 kHz		2		
ANALOG OUTPUT						
	Nominal gain			2		V/V
V _{CMout}	Common-mode output voltage		1.39	1.44	1.49	V
V _{CLIPout}	Clipping differential output voltage	V _{OUT} = (V _{OUTP} - V _{OUTN}); V _{IN} = V _{INP} - V _{INN} > V _{Clipping}		±2.49		V
V _{Failsafe}	Failsafe differential output voltage	V ₊ = (V _{OUTP} - V _{OUTN}); V _{DCDCout} ≤ V _{DCDCUV} or V _{HLDOout} ≤ V _{HLDOUV}		- 2.57	- 2.5	V
BW _{OUT}	Output bandwidth		300	375		kHz
R _{OUT}	Output resistance	On OUTP or OUTN		0.2		Ω
	Output short-circuit current	On OUTP or OUTN, sourcing or sinking, INP = INN = HGND, outputs shorted to either GND or VDD		14		mA
CMTI	Common-mode transient immunity	HGND - GND = 2 kV	85	135		kV/μs
ACCURACY						
V _{OS}	Input offset voltage ^{(1) (2)}	T _A = 25°C, INP = INN = HGND	- 0.3	±0.05	0.3	mV
TCV _{OS}	Input offset drift ^{(1) (2) (4)}		- 4	±1	4	μV/°C
E _G	Gain error	T _A = 25°C	- 0.2%	- 0.08%	0.2%	
TCE _G	Gain error drift ^{(1) (5)}		- 45	±7	45	ppm/°C
	Nonlinearity		- 0.02%	0.01%	0.02%	
	Nonlinearity drift			0.4		ppm/°C
SNR	Signal-to-noise ratio	V _{IN} = 2 V _{PP} , f _{IN} = 1 kHz, BW = 10 kHz, 10 kHz filter	81	85		dB
		V _{IN} = 2 V _{PP} , f _{IN} = 10 kHz, BW = 100 kHz, 1 MHz filter		72		
THD	Total harmonic distortion ⁽³⁾	V _{IN} = 2 V _{pp} , f _{IN} = 10 kHz, BW = 100 kHz		- 84		dB
	Output noise	INP = INN = HGND, f _{IN} = 0 Hz, BW = 100 kHz		250		μV _{RMS}
CMRR	Common-mode rejection ratio	f _{IN} = 0 Hz, V _{CM min} ≤ V _{CM} ≤ V _{CM max}		- 100		dB
		f _{IN} = 10 kHz, V _{CM min} ≤ V _{CM} ≤ V _{CM max}		- 86		
PSRR	Power-supply rejection ratio	VDD from 3.0 V to 5.5 V, at dc, input referred		- 98		dB
		INP = INN = HGND, VDD from 3.0 V to 5.5 V, 10 kHz / 100 mV ripple, input referred		- 86		
DIGITAL OUTPUT (DIAG)						

5.9 Electrical Characteristics (续)

minimum and maximum specifications apply from $T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{DD} = 3.0\text{ V}$ to 5.5 V , $\text{INP} = -1\text{ V}$ to $+1\text{ V}$, and $\text{INN} = \text{HGND} = 0\text{ V}$; typical specifications are at $T_A = 25^{\circ}\text{C}$, and $V_{DD} = 3.3\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OL}	Low-level output voltage	$I_{SINK} = 4\text{ mA}$		80	250	mV
I_{LKG}	Open-drain output leakage current	$V_{DD} = 5\text{ V}$		5	100	nA
POWER SUPPLY						
I_{DD}	Low-side supply current	No external load on HLDO		28.5	41	mA
		1 mA external load on HLDO		30.5	43	mA
V_{DDUV}	VDD analog undervoltage detection threshold	VDD rising			2.9	V
		VDD falling			2.8	V
V_{DDPOR}	VDD digital reset threshold	VDD rising			2.5	V
		VDD falling			2.4	V
V_{DCDC_OUT}	DC/DC output voltage	DCDC_OUT to HGND	3.1	3.5	4.65	V
V_{DCDCUV}	DC/DC output undervoltage detection threshold voltage	DCDC output falling	2.1	2.25		V
V_{HLDO_OUT}	High-side LDO output voltage	HLDO to HGND, up to 1 mA external load	3	3.2	3.4	V
$V_{HLDOUTV}$	High-side LDO output undervoltage detection threshold voltage	HLDO output falling	2.4	2.6		V
I_H	High-side supply current for auxiliary circuitry	$3\text{ V} \leq V_{DD} < 4.5\text{ V}$, load connected from HLDO_OUT to HGND, non-switching			1	mA
		$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, load connected from HLDO_OUT to HGND, non-switching			4.3	
t_{AS}	Analog settling time	VDD step to 3.0 V, to OUTP and OUTN valid, 0.1% settling		0.6	1.1	ms

- (1) The typical value includes one standard deviation ("sigma") at nominal operating conditons.
- (2) This parameter is input referred.
- (3) THD is the ratio of the rms sum of the amplitues of first five higher harmonics to the amplitude of the fundamental.
- (4) Offset error temperature drift is calculated using the box method, as described by the following equation:

$$TCV_{OS} = (V_{OS,MAX} - V_{OS,MIN}) / TempRange$$
where $V_{OS,MAX}$ and $V_{OS,MIN}$ refer to the maximum and minimum V_{OS} values measured within the temperature range (-40 to 125°C).
- (5) Gain error temperature drift is calculated using the box method, as described by the following equation:

$$TCE_G (ppm) = ((E_{G,MAX} - E_{G,MIN}) / TempRange) \times 10^4$$
where $E_{G,MAX}$ and $E_{G,MIN}$ refer to the maximum and minimum E_G values (in %) measured within the temperature range (-40 to 125°C).

5.10 Switching Characteristics

over operating ambient temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_r	Output signal rise time			1.3		μs
t_f	Output signal fall time			1.3		μs
	V_{INx} to V_{OUTx} signal delay (50% - 10%)	Unfiltered output		1.2	1.3	μs
	V_{INx} to V_{OUTx} signal delay (50% - 50%)	Unfiltered output		1.6	2.1	μs
	V_{INx} to V_{OUTx} signal delay (50% - 90%)	Unfiltered output		2.2	2.6	μs

5.11 Timing Diagram




图 5-1. Rise, Fall, and Delay Time Waveforms

5.12 Insulation Characteristics Curves




图 5-2. Thermal Derating Curve for Safety-Limiting Current per VDE




图 5-3. Thermal Derating Curve for Safety-Limiting Power per VDE




图 5-4. Reinforced Isolation Capacitor Lifetime Projection

5.13 Typical Characteristics

at $V_{DD} = 3.3\text{ V}$, $INP = -1\text{ V}$ to 1 V , $INN = \text{HGND} = 0\text{ V}$, and $f_{IN} = 10\text{ kHz}$ (unless otherwise noted)




图 5-5. Input Bias Current vs Common-Mode Input Voltage




图 5-6. Input Bias Current vs Supply Voltage




图 5-7. Input Bias Current vs Temperature




图 5-8. Output vs Differential Input Voltage




图 5-9. Normalized Gain vs Input Frequency




图 5-10. Output Phase vs Input Frequency

5.13 Typical Characteristics (continued)

at $V_{DD} = 3.3\text{ V}$, $INP = -1\text{ V}$ to 1 V , $INN = HGND = 0\text{ V}$, and $f_{IN} = 10\text{ kHz}$ (unless otherwise noted)




图 5-11. Output Bandwidth vs Supply Voltage




图 5-12. Output Bandwidth vs Temperature




图 5-13. Gain Error Histogram




图 5-14. Gain Error vs Supply Voltage




图 5-15. Gain Error vs Temperature




图 5-16. Gain Error Drift Histogram

5.13 Typical Characteristics (continued)

at VDD = 3.3 V, INP = -1 V to 1 V, INN = HGND = 0V, and $f_{IN} = 10$ kHz (unless otherwise noted)




图 5-17. Offset Error Histogram




图 5-18. Offset Error vs Supply Voltage




图 5-19. Offset Error vs Temperature




图 5-20. Offset Error Drift Histogram




图 5-21. Nonlinearity vs Differential Input Voltage




图 5-22. Nonlinearity vs Supply Voltage

5.13 Typical Characteristics (continued)

at VDD = 3.3 V, INP = -1 V to 1 V, INN = HGND = 0V, and $f_{IN} = 10$ kHz (unless otherwise noted)




图 5-23. Nonlinearity vs Temperature




图 5-24. Signal to Noise Ratio vs Differential Input Voltage




图 5-25. Signal to Noise Ratio vs Supply Voltage




图 5-26. Signal to Noise Ratio vs Temperature




图 5-27. Total Harmonic Distortion vs Supply Voltage




图 5-28. Total Harmonic Distortion vs Temperature

5.13 Typical Characteristics (continued)

at $V_{DD} = 3.3\text{ V}$, $INP = -1\text{ V}$ to 1 V , $INN = \text{HGND} = 0\text{ V}$, and $f_{IN} = 10\text{ kHz}$ (unless otherwise noted)




图 5-29. Input-Referred Noise Density vs Frequency




图 5-30. Common-Mode Rejection Ratio vs Input Frequency




图 5-31. Common-Mode Rejection Ratio vs Temperature




图 5-32. Power-Supply Rejection Ratio vs Ripple Frequency




图 5-33. Power-Supply Rejection Ratio vs Temperature




图 5-34. Input-Supply Current vs Supply Voltage

5.13 Typical Characteristics (continued)

at VDD = 3.3 V, INP = -1 V to 1 V, INN = HGND = 0V, and $f_{IN} = 10$ kHz (unless otherwise noted)




图 5-35. Input-Supply Current vs Temperature




图 5-36. High-Side LDO Line Regulation




图 5-37. Output Rise And Fall Time vs Supply Voltage




图 5-38. Output Rise And Fall Time vs Temperature




图 5-39. VIN to VOUT Signal Delay Time vs Supply Voltage




图 5-40. VIN to VOUT Signal Delay Time vs Temperature

6 Detailed Description


6.1 Overview

The AMC3330-Q1 is a fully-differential, precision, isolated amplifier with high input impedance, and an integrated DC/DC converter that allows the device to be supplied from a single 3.3-V or 5-V voltage supply source on the low side. The input stage of the device drives a second-order, delta-sigma ($\Delta\Sigma$) modulator. The modulator uses an internal voltage reference and clock generator to convert the analog input signal to a digital bitstream. The drivers (termed TX in the *Functional Block Diagram*) transfer the output of the modulator across the isolation barrier that separates the high-side and low-side voltage domains. The received bitstream and clock are synchronized and processed by a fourth-order analog filter on the low-side and presented as a differential analog output.

The *Functional Block Diagram* shows a block diagram of the AMC3330-Q1. The 1.2-G Ω differential input impedance of the analog input stage supports low gain-error signal-sensing in high-voltage applications using high-impedance resistor dividers.

The signal path is isolated by a double capacitive silicon-dioxide (SiO₂) insulation barrier, whereas power isolation uses an on-chip transformer separated by a thin-film polymer as the insulating material.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 Analog Input

The input stage of the AMC3330-Q1 feeds a second-order, switched-capacitor, feed-forward $\Delta\Sigma$ modulator. The modulator converts the analog signal into a bitstream that is transferred over the isolation barrier, as described in the *Isolation Channel Signal Transmission* section. The high-impedance, and low bias-current input of the AMC3330-Q1 makes the device suitable for isolated, high-voltage-sensing applications that typically employ high-impedance resistor dividers.

There are two restrictions on the analog input signals (INP and INN). First, if the input voltage exceeds the input range specified in the *Absolute Maximum Ratings* table, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on. Second, the linearity and noise performance of the device are ensured only when the differential analog input voltage remains within the specified linear full-scale range V_{FSR} and within the specified input common-mode voltage range V_{CM} as specified in the *Recommended Operating Conditions* table.

6.3.2 Isolation Channel Signal Transmission

The AMC3330-Q1 uses an on-off keying (OOK) modulation scheme to transmit the modulator output-bitstream across the capacitive SiO₂-based isolation barrier. 图 6-1 shows the block diagram of an isolation channel. The transmitter modulates the bitstream at TX IN with an internally generated, 480-MHz carrier and sends a burst across the isolation barrier to represent a digital *one* and sends a *no signal* to represent the digital *zero*. The receiver demodulates the signal after advanced signal conditioning and produces the output. The symmetrical design of each isolation channel improves the common-mode transient immunity (CMTI) performance and reduces the radiated emissions caused by the high-frequency carrier.




图 6-1. Block Diagram of an Isolation Channel

图 6-2 shows the concept of the on-off keying scheme.




图 6-2. OOK-Based Modulation Scheme

6.3.3 Analog Output

The AMC3330-Q1 offers a differential analog output comprised of the OUTP and OUTN pins. For differential input voltages ($V_{INP} - V_{INN}$) in the range from -1 V to 1 V , the device provides a linear response with a nominal gain of 2. For example, for a differential input voltage of 1 V , the differential output voltage ($V_{OUTP} - V_{OUTN}$) is 2 V . At zero input (INP shorted to INN), both pins output the same voltage, V_{CMOUT} , as specified in the [Electrical Characteristics](#) table. For absolute differential input voltages greater than 1.0 V but less than 1.25 V , the differential output voltage continues to increase in magnitude but with reduced linearity performance. The outputs saturate as shown in [Figure 6-3](#) if the differential input voltage exceeds the $V_{Clipping}$ value.




图 6-3. AMC3330-Q1 Output Behavior

The AMC3330-Q1 provides a fail-safe output that simplifies diagnostics on system level. The fail-safe output is active when the integrated DC/DC converter or high-side LDO don't deliver the required supply voltage for the high-side of the device. [Figure 6-4](#) and [Figure 6-5](#) illustrate the fail-safe output of the AMC3330-Q1 that is a negative differential output voltage value that does not occur under normal operating conditions. Use the maximum $V_{FAILSAFE}$ voltage specified in the [Electrical Characteristics](#) table as a reference value for the fail-safe detection on system level.




图 6-4. Typical Negative Clipping Output of the AMC3330-Q1




图 6-5. Typical Fail-Safe Output of the AMC3330-Q1

6.3.4 Isolated DC/DC Converter

The AMC3330-Q1 offers a fully integrated isolated DC/DC converter that includes the following components illustrated in the [Functional Block Diagram](#):

- Low-dropout regulator (LDO) on the low-side to stabilize the supply voltage VDD that drives the low-side of the DC/DC converter
- Low-side full-bridge inverter and drivers
- Laminate-based, air-core transformer for high immunity to magnetic fields
- High-side full-bridge rectifier
- High-side LDO to stabilize the output voltage of the DC/DC converter for high analog performance of the signal path

The DC/DC converter uses a spread-spectrum clock generation technique to reduce the spectral density of the electromagnetic radiation. The resonator frequency is synchronous to the operation of the $\Delta \Sigma$ modulator to minimize interference with data transmission and support the high analog performance of the device.

The architecture of the DC/DC converter is optimized to drive the high-side circuitry of the AMC3330-Q1 and can source up to 1 mA of additional current (I_H) for an optional auxiliary circuit such as an active filter, pre-amplifier, or comparator.

6.3.5 Diagnostic Output and Fail-Safe Behavior

The open-drain DIAG pin can be monitored to confirm the device is operational, and the output voltage is valid. During power-up, the DIAG pin is actively held low until the high-side supply is in regulation and the device operates properly. The DIAG pin is actively pulled low if:

- The low-side does not receive data from the high-side (for example, because of a loss of power on the high-side). The amplifier outputs are driven to negative full-scale.
- The high-side DC/DC output voltage (DCDC_OUT) or the high-side LDO output voltage (HLDO_OUT) drop below their respective undervoltage detection thresholds V_{DCDCUV} and V_{HLDOUV} as specified in the [Electrical Characteristics](#) table. In this case, the low-side may still receive data from the high-side but the data may not be valid. The amplifier outputs are driven to negative full-scale.

During normal operation, the DIAG pin is in a high-impedance state. Connect the DIAG pin to a pull-up supply through a resistor or leave open if not used.

6.4 Device Functional Modes

The AMC3330-Q1 is operational when the power supply VDD is applied, as specified in the [Recommended Operating Conditions](#) table.

7 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

7.1 Application Information

The low input bias current, AC and DC errors, and temperature drift make the AMC3330-Q1 a high-performance solution for applications where voltage measurement with high common-mode levels is required.

7.2 Typical Application

Isolated amplifiers are widely used for voltage measurements in high-voltage applications that must be isolated from a low-voltage domain. Typical applications are AC line voltage measurements at the input of a power factor correction (PFC) stage of an onboard charger (OBC). Other applications are DC measurements at the output of a PFC stage or DC/DC converter, or phase voltage measurements in traction inverters. The AMC3330-Q1 integrates an isolated power supply for the high-voltage side and therefore is particularly easy to use in applications that do not have a high-side supply readily available or where a high-side supply is referenced to a different ground potential than the signal to be measured.

图 7-1 illustrates a simplified schematic of the AMC3330-Q1 in an OBC where the AC phase voltage on the grid-side must to be measured. At that location in the system, there is no supply readily available for powering the isolated amplifier. The integrated isolated power supply, together with its bipolar input voltage range, makes the AMC3330-Q1 ideally suited for AC line-voltage sensing. In this example, the output current of the PFC is sensed by the [AMC3301-Q1](#) across a shunt resistor on the positive DC-link rail where there is also no suitable supply available for powering the isolated amplifier. The integrated power-supply of the AMC3301-Q1 eliminates that problem and enables current sensing at optimal locations for the system.




图 7-1. The AMC3330-Q1 in an OBC Application

7.2.1 Design Requirements

表 7-1 lists the parameters for this typical application.

表 7-1. Design Requirements

PARAMETER	VALUE
Low-side supply voltage	3.3 V or 5 V
Voltage drop across the sensing resistor for a linear response	1 V (maximum)
Current through the resistive divider, I_{CROSS}	100 μ A (maximum)

7.2.2 Detailed Design Procedure

Use Ohm's Law to calculate the minimum total resistance of the resistive divider to limit the cross current to the desired value ($R_{TOTAL} = V_{Lx} / I_{CROSS}$) and the required sense resistor value to be connected to the AMC3330-Q1 input: $R_{SNS} = V_{FSR} / I_{CROSS}$.

Consider the following two restrictions to choose the proper value of the sense resistor R_{SNS} :

- The voltage drop on R_{SNS} caused by the nominal voltage range of the system must not exceed the recommended input voltage range: $V_{SNS} \leq V_{FSR}$
- The voltage drop on R_{SNS} caused by the maximum allowed system overvoltage must not exceed the input voltage that causes a clipping output: $V_{SNS} \leq V_{Clipping}$

表 7-2 lists examples of nominal E96-series (1% accuracy) resistor values for systems using 120-V and 230-V AC line voltages.

表 7-2. Resistor Value Examples

PARAMETER	120-V _{RMS} LINE VOLTAGE	230-V _{RMS} LINE VOLTAGE
Peak voltage	170 V	325 V
Resistive divider resistors R_{L11} , R_{L12}	845 k Ω	1.62 M Ω
Sense resistor R_{SNS}	10 k Ω	10 k Ω
Current through resistive divider I_{CROSS}	100 μ A	100 μ A
Resulting voltage drop on sense resistor V_{SNS}	1.00 V	1.00 V

7.2.2.1 Input Filter Design

TI recommends placing an RC filter in front of the isolated amplifier to improve signal-to-noise performance of the signal path. Design the input filter such that:

- The cutoff frequency of the filter is at least one order of magnitude lower than the sampling frequency (20 MHz) of the internal $\Delta \Sigma$ modulator
- The input bias current does not generate significant voltage drop across the DC impedance of the input filter
- The impedances measured from the analog inputs are equal

Most voltage sensing applications use high-impedance resistor dividers in front of the isolated amplifier to scale down the input voltage. In this case, a single capacitor as given in 图 7-2 is sufficient to filter the input signal.




图 7-2. Differential Input Filter

7.2.2.2 Differential to Single-Ended Output Conversion

For systems using single-ended input ADCs to convert the analog output voltage into digital, 图 7-3 shows an example of a [TLV313-Q1](#) -based signal conversion and filter circuit. With $R1 = R2 = R3 = R4$, the output voltage equals $(V_{OUTP} - V_{OUTN}) + V_{REF}$. Tailor the bandwidth of this filter stage to the bandwidth requirement of the system and use NP0-type capacitors for best performance. For most applications, $R1 = R2 = R3 = R4 = 10\text{ k}\Omega$ and $C1 = C2 = 1000\text{ pF}$ yields good performance.




图 7-3. Connecting the AMC3330-Q1 Output to a Single-Ended Input ADC

For more information on the general procedure to design the filtering and driving stages of SAR ADCs, see the [18-Bit, 1MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Distortion and Noise](#) and [18-Bit Data Acquisition Block \(DAQ\) Optimized for Lowest Power](#) reference guides, available for download at www.ti.com.

7.2.3 Application Curve

图 7-4 shows the typical full-scale step response of the AMC3330-Q1.




图 7-4. Step Respose of the AMC3330-Q1

7.3 Best Design Practices

Do not leave the analog inputs INP and INN of the AMC3330-Q1 unconnected (floating) when the device is powered up on the high-side. If the device input is left floating, the bias current may generate a negative input voltage that exceeds the specified input voltage range and the output of the device is invalid.

Connect the high-side ground (HGND) to INN, either directly or through a resistive path. A DC current path between INN and HGND is required to define the input common-mode voltage. Take care not to exceed the input common-mode range as specified in the [Recommended Operating Conditions](#) table.

The high-side LDO sources a limited amount of current (I_H) to power external circuitry. Do not overload the high-side LDO.

The low-side LDO does not output a constant voltage and is not intended for powering any external circuitry. Do not connect any external load to the LDO_OUT pin.

7.4 Power Supply Recommendations

The AMC3330-Q1 is powered from the low-side power supply (VDD) with a nominal value of 3.3 V (or 5 V). TI recommends a low-ESR decoupling capacitor of 1 nF (C8 in [图 7-5](#)) placed as close as possible to the VDD pin, followed by a 1- μ F capacitor (C9) to filter this power-supply path.

The low-side of the DC/DC converter is decoupled with a low-ESR 100-nF capacitor (C4) positioned close to the device between the DCDC_IN and DCDC_GND pins. Use a 1- μ F capacitor (C2) to decouple the high-side in addition to a low-ESR, 1-nF capacitor (C3) placed as close as possible to the device and connected to the DCDC_OUT and DCDC_HGND pins.

For the high-side LDO, use low-ESR capacitors of 1-nF (C6), placed as close as possible to the AMC3330-Q1, followed by a 100-nF decoupling capacitor (C5).

The ground reference for the high-side (HGND) is derived from the terminal of the sense resistor which is connected to the negative input (INN) of the device. For best DC accuracy, use a separate trace to make this connection but shorting HGND to INN directly at the device input is also acceptable. The high-side DC/DC ground terminal (DCDC_HGND) is shorted to HGND directly at the device pins.




图 7-5. Decoupling the AMC3330-Q1

Capacitors must provide adequate *effective* capacitance under the applicable DC bias conditions they experience in the application. Multilayer ceramic capacitors (MLCC) capacitors typically exhibit only a fraction of their nominal capacitance under real-world conditions and this factor must be taken into consideration when selecting these capacitors. This problem is especially acute in low-profile capacitors, in which the dielectric field strength is higher than in taller components. Reputable capacitor manufacturers provide capacitance versus DC bias curves that greatly simplify component selection.

The [Best Practices to Attenuate AMC3301 Family Radiated Emissions EMI application note](#) is available for download at www.ti.com.

表 7-3 lists components suitable for use with the AMC3330-Q1. This list is not exhaustive. Other components may exist that are equally suitable (or better), however these listed components have been validated during the development of the AMC3330-Q1.

表 7-3. Recommended External Components

DESCRIPTION		PART NUMBER	MANUFACTURER	SIZE (EIA, L x W)
VDD				
C8	1 nF ± 10%, X7R, 50 V	12065C102KAT2A	AVX	1206, 3.2 mm x 1.6 mm
C9	1 µF ± 10%, X7R, 25 V	12063C105KAT2A	AVX	1206, 3.2 mm x 1.6 mm
DC/DC CONVERTER				
C4	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C3	1 nF ± 10%, X7R, 50 V	C0603C102K5RACTU	Kemet	0603, 1.6 mm x 0.8 mm
C2	1 µF ± 10%, X7R, 25 V	CGA3E1X7R1E105K080AC	TDK	0603, 1.6 mm x 0.8 mm
HLDO				
C1	100 nF ± 10%, X7R, 50 V	C0603C104K5RACAUTO	Kemet	0603, 1.6 mm x 0.8 mm
C5	100 nF ± 5%, NP0, 50 V	C3216NP01H104J160AA	TDK	1206, 3.2 mm x 1.6 mm
C6	1 nF ± 10%, X7R, 50 V	12065C102KAT2A	AVX	1206, 3.2 mm x 1.6 mm
FERRITE BEADS				
FB1, FB2, FB3	Ferrite bead ⁽¹⁾	74269244182	Würth Elektronik	0402, 1.0mm × 0.5mm
		BLM15HD182SH1	Murata	0402, 1.0mm × 0.5mm
		BKH1005LM182-T	Taiyo Yuden	0402, 1.0mm × 0.5mm

(1) No ferrite beads are used for parametric validation.

7.5 Layout

7.5.1 Layout Guidelines

图 7-6 shows a layout recommendation with the critical placement of the decoupling capacitors. The same component reference designators are used as in the [Power Supply Recommendations](#) section. Decoupling capacitors are placed as close as possible to the AMC3330-Q1 supply pins. For best performance, place the sense resistor close to the INP and INN inputs of the AMC3330-Q1 and keep the layout of both connections symmetrical.

This layout is used on the AMC3330-Q1 EVM and supports CISPR-25 compliant electromagnetic radiation levels.

7.5.2 Layout Example




图 7-6. Recommended Layout of the AMC3330-Q1

8 Device and Documentation Support

8.1 Device Support

8.1.1 Device Nomenclature

Texas Instruments, [Isolation Glossary](#)

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [ISO72x Digital Isolator Magnetic-Field Immunity application note](#)
- Texas Instruments, [AMC3301-Q1 Precision, \$\pm 250\$ -mV Input, Reinforced Isolated Amplifier With Integrated DC/DC Converter data sheet](#)
- Texas Instruments, [TLVx313-Q1 Low-Power, Rail-to-Rail In/Out, 750- \$\mu\$ V Typical Offset, 1-MHz Operational Amplifier for Cost-Sensitive Systems data sheet](#)
- Texas Instruments, [18-Bit, 1MSPS Data Acquisition Block \(DAQ\) Optimized for Lowest Distortion and Noise reference guide](#)
- Texas Instruments, [18-Bit Data Acquisition Block \(DAQ\) Optimized for Lowest Power reference guide](#)

8.3 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击 [通知](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

8.4 支持资源

[TI E2E™ 中文支持论坛](#) 是工程师的重要参考资料，可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题，获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [使用条款](#)。

8.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

8.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

8.7 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

9 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision A (October 2020) to Revision B (September 2024)	Page
• 通篇将增强型隔离安全相关认证从 <i>VDE V 0884-11</i> 更改为 <i>DIN EN IEC 60747-17 (VDE 0884-17)</i>	1
• 添加了最后一个应用要点.....	1
• 更改了应用示例图.....	1
• Changed Absolute Maximum Ratings: changed max for DIAG pin from 5.5 V to 6.5 V.....	4
• Added analog output capacitive and resistive drive capability specification.....	4
• Updated Barrier capacitance specification from 3.5 pF to 4.5 pF.....	6
• Changed isolation standard from DIN VDE V 0884-11 (VDE V 0884-11) to DIN EN IEC 60747-17 (VDE 0884-17) and updated the Insulation Specifications and Safety-Related Certifications tables accordingly.....	7
• THD footnote added.....	8
• Added DIGITAL OUTPUT (DIAG) electrical specifications.....	8
• Added VDD _{UV} and VDD _{POR} specifications.....	8
• Added I _H specification for 4.5 V ≤ VDD ≤ 5.5 V.....	8
• Deleted duplicate column in <i>Resistor Value Examples</i> table.....	24
• Changed <i>Differential Input Filter</i> figure.....	25
• Added high-side and low-side LDO external load discussion to <i>Best Design Practices</i> section.....	27
• Changed <i>Power Supply Recommendations</i> section: Changed <i>Decoupling the AMC3330-Q1</i> figure, added <i>Best Practices to Attenuate AMC3301 Family Radiated Emissions EMI</i> reference and added ferrite bead section to <i>Recommended External Components</i> table.....	27
• Changed OUTP, OUTN, and VDD routing in <i>Recommended Layout of the AMC3330-Q1</i> figure.....	29

Changes from Revision * (June 2020) to Revision A (October 2020)	Page
• 将文档状态从“预告信息”更改为“量产数据”	1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
AMC3330QDWERQ1	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3330Q
AMC3330QDWERQ1.Z	Active	Production	SOIC (DWE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	AMC3330Q

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF AMC3330-Q1 :

- Catalog : [AMC3330](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product


TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
AMC3330QDWERQ1	SOIC	DWE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
AMC3330QDWERQ1	SOIC	DWE	16	2000	350.0	350.0	43.0



DWE0016A

PACKAGE OUTLINE **SOIC - 2.65 mm max height**

SOIC



4223098/A 07/2016

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DWE0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:4X



SOLDER MASK DETAILS

4223098/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DWE0016A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:4X

4223098/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
版权所有 © 2025，德州仪器 (TI) 公司