











SN74AHCT16245

SCLS335K - MARCH 1996-REVISED OCTOBER 2014

SN74AHCT16245 16-Bit Bus Transceivers With 3-State Outputs

Features

- Members of Texas Instruments' Widebus™ Family
- Inputs are TTL-Voltage Compatible
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17

Applications

- Telecom and Wireless Infrastructures
- Electronic Points of Sale
- Printers and Other Peripherals
- **Motor Drives**
- Health and Fitness

3 Description


The SN74AHCT16245 device is a 16-bit (dual-octal) noninverting 3-state transceiver designed synchronous two-way communication between data buses.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TVSOP (48)	9.70 mm × 4.40 mm
SN74AHCT16245	SSOP (48)	15.80 mm × 7.50 mm
	TSSOP (48)	12.50 mm × 6.10 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



Table of Contents

1	Features 1	9	Detailed Description	9
2	Applications 1		9.1 Overview	9
3	Description 1		9.2 Functional Block Diagrams	9
4	Simplified Schematic1		9.3 Feature Description	10
5	Revision History2		9.4 Device Functional Modes	10
6	Pin Configuration and Functions	10	Application and Implementation	11
7	Specifications5		10.1 Application Information	11
′	7.1 Absolute Maximum Ratings 5		10.2 Typical Application	11
	7.1 Absolute Maximum Ratings	11	Power Supply Recommendations	12
	7.3 Recommended Operating Conditions	12	Layout	12
	7.4 Thermal Information		12.1 Layout Guidelines	12
	7.5 Electrical Characteristics		12.2 Layout Example	
	7.6 Switching Characteristics	13	Device and Documentation Support	
	7.7 Noise Characteristics		13.1 Trademarks	
	7.8 Operating Characteristics		13.2 Electrostatic Discharge Caution	13
	7.9 Typical Characteristics		13.3 Glossary	13
8	Parameter Measurement Information 8	14	Mechanical, Packaging, and Orderable Information	13


5 Revision History

C	hanges from Revision J (October 2000) to Revision K	Page
•	Updated document to new TI data sheet format	
•	Deleted Ordering Information table.	<i>•</i>
•	Deleted SN54AHCT16245 device from data sheet.	<i>*</i>
•	Added Applications	<i>*</i>
•	Added Pin Functions table	(
•	Added Handling Ratings table	(
•	Changed MAX operating temperature to 125°C in Recommended Operating Conditions table.	
•	Added Thermal Information table.	(
•	Added –40°C to 125°C range for SN74AHCT16245 in Electrical Characteristics table	(
•	Added $T_A = -40$ °C to 125°C for SN74AHCT16245 in the Switching Characteristics table	7
•	Added Typical Characteristics.	7
•		
•		
•	Added Power Supply Recommendations and Layout sections	12



6 Pin Configuration and Functions

SN74AHCT16245 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	1DIR	I	Direction pin 1
2	1B1	I/O	1B1 input or output
3	1B2	I/O	1B2 input or output
4	GND	_	Ground pin
5	1B3	I/O	1B3 input or output
6	1B4	I/O	1B4 input or output
7	V _{CC}	_	Power pin
8	1B5	I/O	1B5 input or output
9	1B6	I/O	1B6 input or output
10	GND	_	Ground pin
11	1B7	I/O	1B7 input or output
12	1B8	I/O	1B8 input or output
13	2B1	I/O	2B1 input or output
14	2B2	I/O	2B2 input or output
15	GND	_	Ground pin
16	2B3	I/O	2B3 input or output
17	2B4	I/O	2B4 input or output
18	V _{CC}	_	Power pin

Copyright © 1996–2014, Texas Instruments Incorporated



Pin Functions (continued)

F	PIN		DECODINE
NO.	NAME	I/O	DESCRIPTION
19	2B5	I/O	2B5 input or output
20	2B6	I/O	2B6 input or output
21	GND	_	Ground pin
22	2B7	I/O	2B7 input or output
23	2B8	I/O	2B8 input or output
24	2DIR	_	Direction pin 2
25	2 OE	I	Output Enable 2
26	2A8	I/O	2A8 input or output
27	2A7	I/O	2A7 input or output
28	GND	_	Ground pin
29	2A6	I/O	2A6 input or output
30	2A5	I/O	2A5 input or output
31	V _{CC}	_	Power pin
32	2A4	I/O	2A4 input or output
33	2A3	I/O	2A3 input or output
34	GND	_	Ground pin
35	2A2	I/O	2A2 input or output
36	2A1	I/O	2A1 input or output
37	1A8	I/O	1A8 input or output
38	1A7	I/O	1A7 input or output
39	GND	_	Ground pin
40	1A6	I/O	1A6 input or output
41	1A5	I/O	1A5 input or output
42	V _{CC}	_	Power pin
43	1A4	I/O	1A4 input or output
44	1A3	I/O	1A3 input or output
45	GND	_	Ground pin
46	1A2	I/O	1A2 input or output
47	1A1	I/O	1A1 input or output
48	1 OE	I	Output Enable 1



Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

				MIN	MAX	UNIT
V_{CC}		Supply voltage range		-0.5	7	V
V_{I}	Control Inputs	Input voltage range ⁽²⁾		-0.5	7	V
Vo	I/O	Output voltage range ⁽²⁾	Output voltage range ⁽²⁾			V
I _{IK}	Control Inputs	Input clamp current	V _I < 0		-20	mA
I _{OK}	I/O	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io		Continuous output current	$V_O = 0$ to V_{CC}		±25	mA
		Continuous current through V _{CC} or GND			±75	mA

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	orage temperature range			
	Floatroctatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	1500	\/
V _(ESD)	,	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	2000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		SN74AHCT16	UNIT	
		MIN	UNIT	
V _{CC}	Supply voltage	4.5	5.5	V
V_{IH}	High-level input voltage	2		V
V_{IL}	Low-level input voltage		0.8	V
VI	Input voltage	0	5.5	V
V_{IO}	Input/Output voltage, A or B pins	0	V_{CC}	V
I _{OH}	High-level output current		-8	mA
I _{OL}	Low-level output current		8	mA
Δt/Δν	Input transition rise or fall rate		20	ns/V
T _A	Operating free-air temperature	-40	125	°C

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI Application Report, Implications of Slow or Floating CMOS Inputs (SCBA004).

Product Folder Links: SN74AHCT16245

The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

			SN74AHCT16245				
	THERMAL METRIC ⁽¹⁾	DGG	DGV	DL	UNIT		
			48 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	68.1	79.3	61.0			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	22.6	31.3	30.8			
$R_{\theta JB}$	Junction-to-board thermal resistance	35.0	42.3	32.8	°C/W		
Ψ_{JT}	Junction-to-top characterization parameter	1.3	2.4	8.4	C/VV		
ΨЈВ	Junction-to-board characterization parameter	34.7	41.8	32.5			
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a			

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARA	METER	TEST CONDITIONS	V _{CC}	T,	(= 25°C		SN74AHCT	16245	-40°C to 129 SN74AHCT16		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V		$I_{OH} = -50 \mu A$	4.5 V	4.4	4.5		4.4		4.4		V
V _{OH}		I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		V
V		$I_{OL} = 50 \mu A$	4.5 V			0.1		0.1		0.1	V
V _{OL}		I _{OL} = 8 mA	4.5 V			0.36		0.44		0.44	V
I	OE or DIR	V _I = V _{CC} or GND	0 V to 5.5 V			±0.1		±1		±1	μΑ
I _{OZ} ⁽¹⁾	A or B Inputs	V _O = V _{CC} or GND				±0.25		±2.5		±2.5	μΑ
I _{CC}		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		40		40	μA
ΔI _{CC} ⁽²⁾		One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			1.35		1.5		1.5	mA
Ci	OE or DIR	V _I = V _{CC} or GND	5 V		2.5	10		10		10	pF
C _{io}	A or B Inputs		5 V		4						pF

 ⁽¹⁾ For I/O ports, the parameter I_{OZ} includes the input leakage current.
 (2) This is the increase in supply current for each input at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.



7.6 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 2	5°C	SN74AHC	Г16245	T _A = -40°C to SN74AHCT		UNIT	
	(INPOT)	(OUTPUT)	CAPACITANCE	TYP	MAX	MIN	MAX	MIN	MAX		
t _{PLH}	A D	D A	0 45 -5	4.5 ⁽¹⁾	8.5 ⁽¹⁾	1	9.5	1	11		
t _{PHL}	A or B	B or A	$C_L = 15 pF$	4.5 ⁽¹⁾	8.5 ⁽¹⁾	1	9.5	1	11	ns	
t _{PZH}		A D	0 45 -5	8.9 ⁽¹⁾	13 ⁽¹⁾	1	14	1	15		
t _{PZL}	OE A or B	C _L = 15 pF	8.9 ⁽¹⁾	13 ⁽¹⁾	1	14	1	15	ns		
t _{PHZ}	OE A or		A D	0 45 -5	9.2 ⁽¹⁾	14 ⁽¹⁾	1	15	1	15.7	
t _{PLZ}		AOIB	C _L = 15 pF	9.2 ⁽¹⁾	14 ⁽¹⁾	1	15	1	15.7	ns	
t _{PLH}	A 0 * D		D A	C 50 pF	7	9.5	1	10.5	1	12	
t _{PHL}	A or B	B or A	$C_L = 50 \text{ pF}$	5.3	9.5	1	10.5	1	12	ns	
t _{PZH}	ŌĒ	A 0. D	C 50 7 5	8.3	14	1	15	1	16		
t _{PZL}	OE	A or B	$C_L = 50 \text{ pF}$	8.3	14	1	15	1	16	ns	
t _{PHZ}	OE A or B	· -	<u> </u>	8	14	1	15	1	15.7		
t _{PLZ}		AOLR	$C_L = 50 \text{ pF}$	8	14	1	15	1	15.7	ns	
t _{sk(o)}			C _L = 50 pF		1 ⁽²⁾		1		1	ns	

¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

7.7 Noise Characteristics

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}C^{(1)}$

	PARAMETER		SN74AHCT16245				
			TYP	MAX	UNIT		
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		0.6	0.8	V		
$V_{OL(V)}$	Quiet output, minimum dynamic V _{OL}		-0.6	-0.8	V		
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		4.8		V		
$V_{IH(D)}$	High-level dynamic input voltage	2			V		
$V_{IL(D)}$	Low-level dynamic input voltage			0.8	V		


⁽¹⁾ Characteristics are for surface-mount packages only.

7.8 Operating Characteristics

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

PARAMETER			CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load,	f = 1 MHz	17	рF


7.9 Typical Characteristics



⁽²⁾ On products compliant to MIL-PRF-38535, this parameter does not apply.



8 Parameter Measurement Information



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 3 ns. $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



9 Detailed Description


9.1 Overview

The SN74AHCT16245 device is a 16-bit (dual-octal) noninverting 3-state transceiver designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

9.2 Functional Block Diagrams



A. † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Figure 3. Logic Symbol

Copyright © 1996–2014, Texas Instruments Incorporated



Functional Block Diagrams (continued)




Figure 4. Logic Diagram (Positive Logic)

9.3 Feature Description

- TTL inputs
 - Lowered switching threshold allows up translation 3.3 V to 5 V
- Slow edges reduce output ringing

9.4 Device Functional Modes

Table 1. Function Table (Each 8-bit Transceiver)

INI	PUTS	OPERATION			
ŌĒ	DIR	OPERATION			
L	L	B data to A bus			
L	Н	A data to B bus			
Н	X	Isolation			



10 Application and Implementation

10.1 Application Information

The SN74AHCT16245 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs. The input switching levels have been lowered to accommodate TTL inputs of 0.8-V V_{IL} and 2-V V_{IH} . This feature makes the device ideal for translating up from 3.3 V to 5 V. Figure 6 shows this type of translation.

10.2 Typical Application




Figure 5. Typical Application Diagram

10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.


10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the Recommended Operating Conditions table.
 - For specified high and low levels, see V_{IH} and V_{IL} in the Recommended Operating Conditions table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}.
- 2. Recommend Output Conditions:
 - Load currents should not exceed 25 mA per output and 75 mA total for the part.
 - Outputs should not be pulled above V_{CC}.



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended and if there are multiple V_{CC} pins than 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC}, whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

12.2 Layout Example




Figure 7. Layout Diagram



13 Device and Documentation Support

13.1 Trademarks

Widebus is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 1996-2014, Texas Instruments Incorporated

www.ti.com 1-May-2025

PACKAGING INFORMATION

Orderable	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
part number	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
74AHCT16245DGGRG4	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT16245
SN74AHCT16245DGGR	Active	Production	TSSOP (DGG) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT16245
SN74AHCT16245DGVR	Active	Production	TVSOP (DGV) 48	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HF245
SN74AHCT16245DL	Obsolete	Production	SSOP (DL) 48	-	-	Call TI	Call TI	-40 to 125	AHCT16245
SN74AHCT16245DLR	Active	Production	SSOP (DL) 48	1000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHCT16245

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Apr-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHCT16245DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74AHCT16245DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AHCT16245DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1



www.ti.com 16-Apr-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHCT16245DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AHCT16245DGVR	TVSOP	DGV	48	2000	356.0	356.0	35.0
SN74AHCT16245DLR	SSOP	DL	48	1000	367.0	367.0	55.0

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118


PowerPAD is a trademark of Texas Instruments.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated